CAD LAB Experiments
-
Upload
mohd-azim-yusuf -
Category
Documents
-
view
2.123 -
download
8
Transcript of CAD LAB Experiments
Mohd Azim Yusuf
E.C 3RD YEAR
C2(0701833061)
BABU BANARSI DAS INSTITUTE OF TECHNOLOGY
2011
COMPUTERAIDEDDESIGN LAB
INDEX
S.NO EXPERIMENT DATE SIGN.
PSPICE Experiments
1. (a) Transient Analysis of BJT inverter using step input.
(b)DC Analysis (VTC) of BJT inverter with and without parameters.
2. (a) Transient Analysis of NMOS inverter using step input.
(b) Transient Analysis of NMOS inverter using pulse input.
(c) DC Analysis (VTC) of NMOS inverter with and without parameters.
3. (a) Analysis of CMOS inverter using step input.
(b) Transient Analysis of CMOS inverter using step input with parameters.
(c) Transient Analysis of CMOS inverter using pulse input.
(d) Transient Analysis of CMOS inverter using pulse input with parameters.
(e) DC Analysis (VTC) of CMOS inverter with and without
parameters.
4. Transient & DC Analysis of NOR Gate inverter.
5. Transient & DC Analysis of NAND Gate.
VHDL Experiments
1. Synthesis and simulation of Full Adder.
2. Synthesis and Simulation of Full Subtractor.
3. Synthesis and Simulation of 3 X 8 Decoder.
4. Synthesis and Simulation of 8 X 1 Multiplexer.
EXPERIMENT :-1(B)
AIM: DC Analysis (VTC) of BJT inverter with and without parameters.
CIRCUIT DIAGRAM:-
NETLIST:-
DC Analysis (VTC) of BJT inverter with parameters.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.DC LIN V_V2 0 6 0.1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00153 0 6
V_V2 N00199 0 6
R_R1 N00153 N00162 1k TC=0,0
R_R2 N00199 N00384 1k TC=0,0
Q_Q1 N00162 N00384 0 Q40238
**** RESUMING Azim.cir ****
.END
DC Analysis (VTC) of BJT inverter without parameters.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.DC LIN V_V2 0 6 0.1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00153 0 6
V_V2 N00199 0 6
R_R1 N00153 N00162 1k TC=0,0
R_R2 N00199 N00384 1k TC=0,0
Q_Q1 N00162 N00384 0 Q40238
**** RESUMING Azim.cir ****
.END
EXPERIMENT:- 2(A)
AIM:- Transient Analysis of NMOS inverter using step input.
CIRCUIT DIAGRAM:-
NETLIST:-
Transient Analysis of NMOS inverter using step input.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 1000ns 0 30ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00161 0 0Vdc
V_V2 N00182 0 4
X_M1 N00170 N00161 0 M2SK3295
R_R1 N00170 N00182 1k TC=0,0
**** RESUMING Azim.cir ****
.END
Transient Analysis of NMOS inverter using step input .
EXPERIMENT:-2(B)
AIM:- Transient Analysis of NMOS inverter using pulse input.
CIRCUIT DIAGRAM:-
NETLIST:- Transient Analysis of NMOS inverter using pulse input.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 1000ns 0 20ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00213 0 5
V_V2 N00192 0
+PULSE 0 6 0 0 0 30ns 60ns
R_R1 N00201 N00213 1k TC=0,0
X_M1 N00201 N00192 0 M2SK3295
**** RESUMING Azim.cir ****
.END
Transient Analysis of NMOS inverter using pulse input
EXPERIMENT:-2(C)
AIM:-DC Analysis (VTC) of NMOS inverter with and without parameters
CIRCUIT DIAGRAM:-
NETLIST:- DC Analysis (VTC) of NMOS inverter with parameters.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.DC LIN V_V2 0 6 .1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00112 0 6
V_V2 N00125 0 6
R_R1 N00116 N00125 1k TC=0,0
X_M1 N00116 N00112 0 M2SK3295
**** RESUMING Azim.cir ****
.END
DC Analysis (VTC) of NMOS inverter without parameters.
CIRCUIT DESCRIPTION
************************************************************************
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.DC LIN V_V2 0 6 .1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00112 0 6
V_V2 N00125 0 6
R_R1 N00116 N00125 1k TC=0,0
X_M1 N00116 N00112 0 M2SK3295
**** RESUMINGE Azim.cir ****
.END
DC Analysis (VTC) of NMOS inverter with and without parameters
EXPERIMENT:-3(A)
AIM:- Analysis of CMOS inverter using step input.
CIRCUIT DIAGRAM:-
NETLIST:- Analysis of CMOS inverter using step input.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 100ns 0 20ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M1 N00163 N00143 N00139 M2SJ598
X_M2 N00139 N00143 0 M2SK3295
V_V1 N00163 0 5
V_V2 N00143 0 5
**** RESUMING Azim.cir ****
.END
Analysis of CMOS inverter using step input
EXPERIMENT:-3(B)
AIM:- Transient Analysis of CMOS inverter using step input with parameters.
CIRCUIT DIAGRAM:-
NETLIST:- Transient Analysis of CMOS inverter using step input with parameters.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 100ns 0 20ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M1 N00163 N00143 N00139 M2SJ598
X_M2 N00139 N00143 0 M2SK3295
V_V1 N00163 0 5
V_V2 N00143 0 5
**** RESUMING Azim.cir ****
.END
Transient Analysis of CMOS inverter using step input with parameters.
EXPERIMENT:-3(C)
AIM:- Transient Analysis of CMOS inverter using
pulse input.
CIRCUIT DIAGRAM:-
NETLIST:- Transient Analysis of CMOS inverter using pulse input.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 200ns 0 30ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00265 0 6
V_V2 N00213 0
+PULSE 0 6 0 0 0 10ns 30ns
X_M1 N00265 N00213 N00252 M2SJ598
X_M2 N00252 N00213 0 M2SK3295
**** RESUMING Azim.cir ****.
END
Transient Analysis of CMOS inverter using pulse input.
EXPERIMENT:-3(D)
AIM:- Transient Analysis of CMOS inverter using
pulse input with parameters.
CIRCUIT DIAGRAM:-
NETLIST:- Transient Analysis of CMOS inverter using pulse input with parameters.
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 200ns 0 30ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
V_V1 N00265 0 6
V_V2 N00213 0
+PULSE 0 6 0 0 0 10ns 30ns
X_M1 N00265 N00213 N00252 M2SJ598
X_M2 N00252 N00213 0 M2SK3295
**** RESUMING Azim.cir ****
.END
Transient Analysis of CMOS inverter using pulse input with parameters.
EXPERIMENT:-3(E)
AIM:- DC Analysis (VTC) of CMOS inverter with
and without parameters.
CIRCUIT DIAGRAM:-
NETLIST:- DC Analysis (VTC) of CMOS inverter with and without parameters.
WITHOUT:
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 100ns 0 20ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M1 N00163 N00143 N00139 M2SJ598
X_M2 N00139 N00143 0 M2SK3295
V_V1 N00163 0 5
V_V2 N00143 0 5
**** RESUMING Azim.cir ****
.END
WITH:
CIRCUIT DESCRIPTION
************************************************************************
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 100ns 0 20ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M1 N00163 N00143 N00139 M2SJ598
X_M2 N00139 N00143 0 M2SK3295
V_V1 N00163 0 5
V_V2 N00143 0 5
**** RESUMING Azim.cir ****
.END
EXPERIMENT:-4
AIM:- Transient & DC Analysis of NOR Gate
inverter.
CIRCUIT DIAGRAM:-
NETLIST:- Transient Analysis of NOR Gate inverter.
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\
PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.DC LIN V_V2 0 5 1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M4 N01586 N01466 0 MTD2N50/ON
V_V1 N01530 0 5
V_V2 N01466 0 5
X_M1 N01586 N01466 N01444 MTD2955V/ON
X_M2 N01444 N01466 N01530 MTD2955V/ON
X_M3 N01586 N01466 0 MTD2N50/ON
**** RESUMING Azim.cir ****
.END
DC Analysis of NOR Gate inverter.
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\
PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 100ns 0 1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M4 N01586 N01466 0 MTD2N50/ON
V_V1 N01530 0 5
V_V2 N01466 0
+PULSE 0 5 0 0 0 20ns 40ns
X_M1 N01586 N01466 N01444 MTD2955V/ON
X_M2 N01444 N01466 N01530 MTD2955V/ON
X_M3 N01586 N01466 0 MTD2N50/ON
**** RESUMING Azim.cir ****
.END
NOR GATE DC SWEEP
NOR GATE
EXERIMENT:-5
AIM:- Transient & DC Analysis of NAND Gate.
CIRCUIT DIAGRAM:-
NETLIST:- Transient & DC Analysis of NAND Gate.
** Creating circuit file "Azim.cir"
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\OrCAD\OrCAD_16.2\tools\PSpice\PSpice.ini file:
.lib "nom.lib"
*Analysis directives:
.TRAN 0 300ns 0 20ns
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source Azim
X_M1 N00197 N00511 N00258 M2SJ598
X_M2 N00197 N00511 N00258 M2SJ598
X_M3 N00258 N00511 N00350 M2SK3295
X_M4 N00350 N00511 0 M2SK3295
V_V1 0 N00197 5
V_V2 N00511 0
+PULSE 0 5 0 0 0 20ns 40ns
**** RESUMING Azim.cir ****
.END