BYOES Workshop Presentation H2 2014.pdf
-
Upload
belen-castillon -
Category
Documents
-
view
12 -
download
3
Transcript of BYOES Workshop Presentation H2 2014.pdf
![Page 1: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/1.jpg)
ni.com/byoes
NI Build Your Own Embedded System Workshop
![Page 2: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/2.jpg)
4 ni.com/byoes
Extend Your Current LabVIEW Skills
![Page 3: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/3.jpg)
5 ni.com/byoes
Project Explorer Manage and organize all
system resources, including I/O and deployment targets
Front Panel Create event-driven user
interfaces to control systems and display measurements
Block Diagram Define and customize the behavior of your system using graphical programming
Instant Compilation See the state of
your application at all times, instantly
Parallel Programming Create independent loops that automatically execute in parallel
Analysis Libraries Use high-performance analysis libraries designed for engineering and science
Hardware Connectivity Bring real-world signals into LabVIEW from any I/O on any instrument
Timing Define explicit execution order and timing with sequential data flow
Deployment Targets Deploy LabVIEW code to the
leading desktop, real-time, and FPGA hardware targets
Models of Computation Combine and reuse .m files,
C code, and HDL with graphical code
LabVIEW System Design Software
Accelerates Your Success By abstracting low-level complexity and integrating all of the tools you need to build any measurement or control system
![Page 4: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/4.jpg)
6 ni.com/byoes
Complete System IDE
Windows + Desktop PC Application
Real-Time OS + Processor Application
FPGA Configuration/Application
System Design Tool
LabVIEW System Development Environment
![Page 5: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/5.jpg)
7 ni.com/byoes
Complete System IDE
Math and Analysis
LabVIEW System Development Environment
![Page 6: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/6.jpg)
8 ni.com/byoes
.m File Scripts
Graphical Graphical
.m File Scripts
Complete System IDE
Math and Analysis
Reuse of Existing Code
LabVIEW System Development Environment
![Page 7: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/7.jpg)
9 ni.com/byoes
Complete System IDE
Math and Analysis
Reuse of Existing Code
Graphical Syntax
VHDL
LabVIEW System Development Environment
![Page 8: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/8.jpg)
10 ni.com/byoes
Graphical Syntax
Text Code
Complete System IDE
Math and Analysis
Reuse of Existing Code
LabVIEW System Development Environment
![Page 9: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/9.jpg)
11 ni.com/byoes
Complete System IDE
Math and Analysis
Reuse of Existing Code
Graphical Debugging
LabVIEW System Development Environment
![Page 10: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/10.jpg)
12 ni.com/byoes
Complete System IDE
User Interface
Math and Analysis
Reuse of Existing Code
Graphical Debugging
LabVIEW System Development Environment
![Page 11: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/11.jpg)
13 ni.com/byoes
The NI Approach to Flexible Hardware
NI LabVIEW RIO Architecture
Processor
Real-time OS Application software Networking and
peripheral I/O drivers DMA, interrupt, and
bus control drivers
FPGA
Application IP Control IP DSP IP Specialized I/O drivers
and interface DMA controller
Highly Productive LabVIEW Graphical Programming Environment for Programming Host, FPGA, I/O, and Bus Interfaces
![Page 12: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/12.jpg)
14 ni.com/byoes
~4000 lines of VHDL
Acquire analog data point-by-point
Transfer analog data to host CPU via DMA FIFO for data logging, display, etc.
Abstraction of Hardware Complexities
LabVIEW FPGA vs. VHDL
![Page 13: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/13.jpg)
15 ni.com/byoes
Fire Suppression System
Fire Suppression System
“We were able to rapidly prototype our system for FedEx with LabVIEW and CompactRIO and create a final deployed solution with NI Single-Board RIO—all in under a year.“
–Jeremy Snow, Ventura Aerospace
Ventura Aerospace
![Page 14: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/14.jpg)
16 ni.com/byoes
“With National Instruments LabVIEW and NI CompactRIO, we were able to reduce our development cost by $250,000. In addition, we were able to reduce our development time
from four months to four weeks, and avoid the necessity of developing custom control software and drivers.“
–Daryl Farr, KCBioMedix Inc.
Biomedical Device KCBioMedix
![Page 15: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/15.jpg)
17 ni.com/byoes
• NI-RIO Evaluation hardware
•Xilinx Spartan-6 LX45 FPGA
•400 MHz Real-Time Controller
•AI, AO, DIO, LCD Screen
• 90-day extended evaluation version of NI LabVIEW, Real-Time and FPGA Modules
•Step-by-Step Tutorials
•All necessary cables and accessories
•Online Community Support
NI LabVIEW RIO Evaluation Kit
![Page 16: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/16.jpg)
18 ni.com/byoes
[ The Challenge]
Create an Electric Vehicle Battery Management System
![Page 17: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/17.jpg)
19 ni.com/byoes
Battery Management System
![Page 18: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/18.jpg)
20 ni.com/byoes
Battery Management System
![Page 19: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/19.jpg)
21 ni.com/byoes
Data Communication Diagram
![Page 20: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/20.jpg)
22 ni.com/byoes
Simulating Signal I/O
![Page 21: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/21.jpg)
23 ni.com/byoes
BYOES Workshop Agenda
• Networking and Hardware Configuration
• LabVIEW FPGA/Real-Time Environment Tour
• Introduction to LabVIEW FPGA
• Introduction to LabVIEW Real-Time
• Communicating between Targets
• System Deployment and Replication
![Page 22: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/22.jpg)
ni.com
Build Your Own Embedded System: NI reconfigurable I/O (RIO) Hardware Configuration
![Page 23: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/23.jpg)
25 ni.com/byoes
Networking Concepts
Ways to obtain an IP address?
1. Dynamic Assignment DHCP
DHCP Server
![Page 24: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/24.jpg)
26 ni.com/byoes
Networking Concepts
Ways to obtain an IP address?
1. Dynamic Assignment DHCP
Link Local
![Page 25: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/25.jpg)
27 ni.com/byoes
Networking Concepts
Ways to obtain an IP address?
1. Dynamic Assignment DHCP
Link Local
2. Static Assignment
![Page 26: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/26.jpg)
28 ni.com/byoes
Networking Concepts
• Subnet Mask • XXX.XXX.XXX.XXX – each between 0-255
• Designates who is in the local network in relation to your target
• Think of it as a neighborhood
Subnet: 255.255.0.0 Means: 10.0.x.x must match
![Page 27: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/27.jpg)
29 ni.com/byoes
Our Network Setup
• By default the LabVIEW RIO Evaluation Kit comes set as dynamic assigned IP address
• For this workshop set both the evaluation target and your laptop to a statically assigned IP address
NI Recommends Using a Dynamic DHCP Enabled Network Before Leaving Today, Set the Assignment Back to Dynamic
![Page 28: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/28.jpg)
30 ni.com/byoes
Hardware Configuration NI MAX
• Set PC & Target IP Address
• Install Software/Firmware
![Page 29: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/29.jpg)
ni.com
[Exercise 0] Configure Your Target Setup and install software on your embedded system
![Page 30: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/30.jpg)
ni.com
[Demo] Explore the LabVIEW Project
![Page 31: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/31.jpg)
ni.com
[Exercise 1] Open and Run Application Explore a simple RIO-based embedded system
![Page 32: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/32.jpg)
ni.com
Build Your Own Embedded System: Introduction to LabVIEW FPGA
![Page 33: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/33.jpg)
35 ni.com/byoes
Field-Programmable Gate Array (FPGA)
Configurable Logic Blocks (CLBs) Implement logic using flip-flops and LUTs
Multipliers and DSPs Implement signal processing using multiplier and multiplier-accumulate circuitry
Memory Blocks Store data sets or values in user defined RAM
Programmable Interconnects Route signals through the FPGA matrix
I/O Blocks Directly access digital and analog I/O
![Page 34: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/34.jpg)
36 ni.com/byoes
FPGAs Are Dataflow Systems
A
B
C
D
F
![Page 35: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/35.jpg)
37 ni.com/byoes
Parallel Processing
A
B
C
D
F
W
X
Y Z
![Page 36: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/36.jpg)
38 ni.com/byoes
“VI” = Program or Function
“Block Diagram” = Code
“Project” = System Configuration
LabVIEW Environment Basics
“Front Panel” = User Interface
![Page 37: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/37.jpg)
39 ni.com/byoes
“VI” = Application
“Block Diagram”= Code
“Project” = System Configuration
LabVIEW FPGA
“Front Panel”= Interface Elements I/O Node
![Page 38: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/38.jpg)
40 ni.com/byoes
begin LED <= LED_local; process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if ToggleLED then LED_local <= not LED_local; end if; end if; end process; CounterProc: process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if CounterValue = kCounterTC then CounterValue <= (others => '0'); ToggleLED <= true; else CounterValue <= CounterValue + 1; ToggleLED <= false; end if; end if; end process CounterProc; end rtl;
LabVIEW FPGA vs. VHDL: Blink an LED VHDL Implementation
Physical wire connection to “LED”
![Page 39: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/39.jpg)
41 ni.com/byoes
begin LED <= LED_local; process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if ToggleLED then LED_local <= not LED_local; end if; end if; end process; CounterProc: process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if CounterValue = kCounterTC then CounterValue <= (others => '0'); ToggleLED <= true; else CounterValue <= CounterValue + 1; ToggleLED <= false; end if; end if; end process CounterProc; end rtl;
Physical wire connection to “LED”
Toggle the physical LED when internal timing signal “ToggleLED” is true. Executes every tick of the 50Mhz clock.
LabVIEW FPGA vs. VHDL: Blink an LED VHDL Implementation
![Page 40: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/40.jpg)
42 ni.com/byoes
begin LED <= LED_local; process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if ToggleLED then LED_local <= not LED_local; end if; end if; end process; CounterProc: process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if CounterValue = kCounterTC then CounterValue <= (others => '0'); ToggleLED <= true; else CounterValue <= CounterValue + 1; ToggleLED <= false; end if; end if; end process CounterProc; end rtl;
Physical wire connection to “LED”
Toggle the physical LED when internal timing signal “ToggleLED” is true. Executes every tick of the 50Mhz clock.
LabVIEW FPGA vs. VHDL: Blink an LED VHDL Implementation
Counter establishes the timing of the “ToggleLED” signal. Goes “true” when the counter reaches 50,000,000 (1 second) and resets counter.
![Page 41: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/41.jpg)
43 ni.com/byoes
LabVIEW FPGA vs. VHDL: Blink an LED LabVIEW Implementation
LED I/O Resource
![Page 42: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/42.jpg)
44 ni.com/byoes
NOT (Toggle)
LabVIEW FPGA vs. VHDL: Blink an LED LabVIEW Implementation
LED I/O Resource
![Page 43: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/43.jpg)
45 ni.com/byoes
Loop Timing (1000ms)
NOT (Toggle)
LED I/O Resource
LabVIEW FPGA vs. VHDL: Blink an LED LabVIEW Implementation
![Page 44: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/44.jpg)
46 ni.com/byoes
Why Are FPGAs Useful?
• True Parallelism – Provides parallel tasks and pipelining
• High Reliability – Designs become a custom circuit
• High Determinism – Runs algorithms at deterministic rates down to 25 ns (faster in many cases)
• Reconfigurable – Create new and alter existing task-specific personalities
![Page 45: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/45.jpg)
47 ni.com/byoes
Parallel Processing
A
B
C
D
F
W
X
Y Z
![Page 46: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/46.jpg)
48 ni.com/byoes
High Reliability and Determinism
Hard
ware
Op
eratin
g S
ystem
Drive
r AP
I
Ap
plica
tion S
oftw
are
Calcu
lation
Decision Making in Software
~25 ms Response
Outputs
System or Device
Multiple Software Layers
![Page 47: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/47.jpg)
49 ni.com/byoes
High Reliability and Determinism
Hard
ware
Op
eratin
g S
ystem
Drive
r AP
I
Ap
plica
tion S
oftw
are
Calcu
lation
~25 ns
Response
Outputs
UUT
Decision Making in Hardware
Highest Reliability
Highest Determinism
System or Device
![Page 48: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/48.jpg)
50 ni.com/byoes
• Enables rapid development iterations
• Decreases long-term maintenance
• Reduces overall design cost
Reconfigurable
FPGAs Custom Circuits ASICs
vs.
![Page 49: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/49.jpg)
51 ni.com/byoes
Common Applications
• High-speed control
• Custom data acquisition
• Digital communication protocols
• Inline signal processing
![Page 50: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/50.jpg)
52 ni.com/byoes
High-Speed Control
This design can achieve loop rates up to the 100-500 kHz range
on CompactRIO
![Page 51: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/51.jpg)
53 ni.com/byoes
Custom Triggered Analog Input
• Custom timing & synchronization
• Multi-rate sampling
• Custom counters
• Flexible PWM
• Flexible encoder interface
![Page 52: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/52.jpg)
54 ni.com/byoes
Digital Communication Protocol APIs
• SPI:
• I2C:
• Serial:
![Page 53: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/53.jpg)
55 ni.com/byoes
Inline Signal Processing and Data Reduction
Inputs
Analog voltages Digital communications
Sensor signals …
![Page 54: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/54.jpg)
56 ni.com/byoes
Inline Signal Processing and Data Reduction
Inputs
FPGA Processing Encoding/decoding Filtering/averaging Modulation/demod
Decimation Stream processing
…
![Page 55: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/55.jpg)
57 ni.com/byoes
Inline Signal Processing and Data Reduction
Outputs
DMA preprocessed data Save to file Transfer over network Further actions
Streaming from input to output without host
involvement
Analog voltages Digital communications Motor/actuator drives
…
Data Transfer
FPGA Processing Encoding/decoding Filtering/averaging Modulation/demod
Decimation Stream processing
…
![Page 56: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/56.jpg)
58 ni.com/byoes
Application Architecture
![Page 57: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/57.jpg)
59 ni.com/byoes
Exercise 2: Control/Indicator Names
The control/indicator names must have the exact same spelling, capitalization, and spacing as shown above
![Page 58: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/58.jpg)
ni.com
[Exercise 2] Create an FPGA Application to Acquire & Analyze Data
Program a LabVIEW FPGA VI to acquire data and control I/O on the Battery Management System Challenge Exercise: Implement Data Logging by pressing the center Push Button (PB3). A few customer solutions are provided with the exercises.
![Page 59: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/59.jpg)
61 ni.com/byoes
Exercise 2 Recap
![Page 60: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/60.jpg)
62 ni.com/byoes
Simplified FPGA Design Flow
Design Entry
Simulation
Compilation
Deployment
![Page 61: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/61.jpg)
63 ni.com/byoes
Design Entry
Simulation
Compilation
Deployment
•Interface Abstraction •HDL/IP Integration
•Configuration-Based
Simplified FPGA Design Flow
![Page 62: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/62.jpg)
64 ni.com/byoes
Interface Abstraction
• I/O Interfaces to NI and 3rd party I/O modules
• Built-in DMA FIFO interfaces
![Page 63: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/63.jpg)
65 ni.com/byoes
Configuration-Based Design
![Page 64: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/64.jpg)
66 ni.com/byoes
Reuse of Existing HDL Algorithms
• Increase application development efficiency and leverage existing team expertise
• Similar to calling a DLL in LabVIEW for the desktop
Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity DemoClipAdder is
port (
clk : in std_logic;
aReset : in std_logic;
cPortA : in std_logic_vector(15 downto 0);
cPortB : in std_logic_vector(15 downto 0);
cAddOut : out std_logic_vector(15 downto 0)];
![Page 65: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/65.jpg)
67 ni.com/byoes
Design Entry
Simulation
Compilation
Deployment
•Simulation Tools •Interactive Window Debugging
•Interface Abstraction •HDL/IP Integration
•Configuration-Based
Simplified FPGA Design Flow
![Page 66: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/66.jpg)
68 ni.com/byoes
Be More Productive with LabVIEW FPGA Verify Faster Verify Code using Simulated I/O
Use the Desktop Execution Node to verify code by developing test benches using simulated or file generated I/O
Verify Signal Timing with Waveform Probe
Use the Digital Waveform Probe to probe your signals relative to one another and view history
Debug with Standard LabVIEW Features in Simulation
![Page 67: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/67.jpg)
69 ni.com/byoes
LabVIEW FPGA Desktop Execution Node
Test Harness
Unit Test
![Page 68: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/68.jpg)
70 ni.com/byoes
Interactive “Front Panel” Window
![Page 69: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/69.jpg)
71 ni.com/byoes
Design Entry
Simulation
Compilation
Deployment
•Simulation Tools •Interactive Window Debugging
•Interface Abstraction •HDL/IP Integration
•Configuration-Based
Simplified FPGA Design Flow
•One-click automation of the Xilinx Tools
•Local Computer, Server, or Cloud Compilation
![Page 70: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/70.jpg)
72 ni.com/byoes
Compilation Process
LabVIEW FPGA Code FPGA Logic Implementation Compile VHDL through Xilinx
![Page 71: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/71.jpg)
73 ni.com/byoes
Compilation Process
LabVIEW FPGA Code FPGA Logic Implementation Compile VHDL through Xilinx
Translation VHDL
Generation
Optimization Analysis &
Logic Reduction
Synthesis Place & Route
Timing Verification
Bit Stream Generation
Download & Run
![Page 72: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/72.jpg)
74 ni.com/byoes
One-Click Deployment and Compilation
Development PC
Compile Server and Workers
High-Performance
Cloud
![Page 73: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/73.jpg)
75 ni.com/byoes
Design Entry
Simulation
Compilation
Deployment
Simplified FPGA Design Flow
•Simulation Tools •Interactive Window Debugging
•Interface Abstraction •HDL/IP Integration
•Configuration-Based
•One-click automation of the Xilinx Tools
•Local Computer, Server, or Cloud Compilation
•Packaged and Board-level Hardware Options
![Page 74: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/74.jpg)
76 ni.com/byoes
LabVIEW RIO Hardware
CompactRIO and NI Single-Board RIO
Value
PXI, PC RIO (R Series, NI FlexRIO)
High Performance
Expansion I/O
MXI-Express RIO Ethernet RIO Wireless EtherCAT RIO
Performance Value
![Page 75: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/75.jpg)
77 ni.com/byoes
Discussion: LabVIEW FPGA
• When is an FPGA useful?
• How would an FPGA improve your application?
• What programming resources are available?
![Page 76: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/76.jpg)
ni.com
Identify Your Training Path Walk through the exercise in Appendix A to map your application needs to the appropriate LabVIEW RIO training path.
![Page 77: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/77.jpg)
79 ni.com/byoes
LabVIEW for CompactRIO Training Courses
![Page 78: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/78.jpg)
80 ni.com/byoes
The Fastest Route to Proficiency Online Training included with your software service subscription
Available Courses
• LabVIEW FPGA
• LabVIEW Real-Time
• LabVIEW Real-Time 2:
Architecting Embedded Systems
• LabVIEW Core 1
• LabVIEW Core 2
• LabVIEW Core 3
• Advanced Architectures in
LabVIEW
• Object Oriented Design and
Programming in LabVIEW
• And more…
ni.com/self-paced-training
![Page 79: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/79.jpg)
ni.com
Build Your Own Embedded System: Introduction to LabVIEW Real-Time
![Page 80: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/80.jpg)
82 ni.com/byoes
What is Real-Time?
• Real-time does not always mean really fast
• Real-time means absolute reliability
• Real-time systems have timing constraints that must be met to avoid failure
• Determinism is the ability to complete a task within a fixed amount of time
![Page 81: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/81.jpg)
83 ni.com/byoes
Critical Applications to Consider
Event Response Closed-Loop Control Critical Tests
![Page 82: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/82.jpg)
84 ni.com/byoes
When General Purpose OSs Fall Short
• Design for fairness and user responsiveness vs. strictly prioritizing tasks
• Focus on multitasking instead of maximum reliability and uptime
• Different design goals, not the result of bad products
![Page 83: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/83.jpg)
85 ni.com/byoes
Key Careabouts for Critical Applications
• Jitter: execution time variability of a given operation or application
Execution Time (ms)
Iterations
2 1.9
2.1
1.3
2.8
2.1 Mean = 2.03 ms
Jitter
![Page 84: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/84.jpg)
86 ni.com/byoes
Key Careabouts for Critical Applications
• Determinism: a condition that is met if an operation or application has bounded jitter
Execution Time (ms)
Iterations
2 1.9
2.1
1.3
2.8
2.1 Mean = 2.03 ms
Jitter
Bound (for hard real-time systems)
…n
![Page 85: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/85.jpg)
ni.com
[Demo] General Purpose OS vs. Real-Time OS Jitter
![Page 86: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/86.jpg)
88 ni.com/byoes
Operating System Characteristics
General Purpose OS • High-priority tasks can be
preempted by lower-priority tasks
• Extraneous background programs - Screen savers, disk utilities,
virus software • Peripheral Interrupts - Mouse, keyboard, etc.
Real-Time OS • Scheduler ensures high-priority
tasks execute first • Direct control over all tasks • Stand-alone (no peripherals)
Loop Rate Software Jitter
10–100 Hz Unbounded
Up to 50kHz
Bounded
![Page 87: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/87.jpg)
89 ni.com/byoes
Real-Time System Design
Real-Time Operating System (RTOS)
Editor, Compiler, and Linker
Debugging and Analysis Tools
Board Support Additional I/O Drivers
Development Tools
System Components
![Page 88: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/88.jpg)
90 ni.com/byoes
LabVIEW Real-Time
LabVIEW Real-Time Target
Linker
System Analysis Tools
RTOS
Microprocessor
I/O Connectivity
Compiler
Debugger
Real-Time Development Tools
Development Software
Real-Time Hardware
![Page 89: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/89.jpg)
91 ni.com/byoes
Flexible Software Integration with NI Linux Real-Time
Code Reuse
• Integrate existing applications and libraries
• Develop, debug and deploy C/C++ code
• Use Eclipse or IDE of choice
• Leverage the Linux ecosystem
• Interoperate with LabVIEW-programmed FPGA
Programmable Hardware
• Offload critical, decision-making code to the FPGA
• Reliable, precision timing for control or processing
• Achieve high-speed, high-accuracy I/O
• Use graphical programming to leverage FPGA technology without HDL expertise
FPGA Modular I/O
Real-Time Processor
![Page 90: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/90.jpg)
92 ni.com/byoes
LabVIEW MathScript RT Module
• Text-based controls, signal processing, analysis, and math
• 900 built-in functions / user-defined functions
• Reuse many of your .m file scripts created with The MathWorks, Inc. MATLAB® software and others
• A native LabVIEW solution • Interactive and programmatic
interfaces
• Does not require 3rd-party software
• Enables hybrid programming
MATLAB® is a registered trademark of The MathWorks, Inc..
![Page 91: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/91.jpg)
ni.com
[Exercise 3] Create a Real-Time Application Program a LabVIEW Real-Time VI to control and monitor the Battery Management System Challenge Exercise: Implement Data Logging by pressing the center Push Button (PB3), implemented on the FPGA. Then on real-time either log the data locally (c:/), to a usb key (u:/), or send it back to the Windows UI.vi. On the Windows side either read and log the data and/or create an indicator showing data is being logged. A few customer solutions are provided with the exercises
![Page 92: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/92.jpg)
94 ni.com/byoes
Exercise 3 Recap
![Page 93: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/93.jpg)
95 ni.com/byoes
FPGA Deployment-Host VI Reference
![Page 94: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/94.jpg)
96 ni.com/byoes
Discussion: LabVIEW Real-Time
What tasks are best implemented on each target?
File I/O, Analysis (ex: Inline FFT), User Interface, I/O Control, Enterprise Integration
FPGA Real-Time OS Windows OS
File I/O
Inline FFT
I/O Control
Enterprise Integration
UI
![Page 95: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/95.jpg)
ni.com
Build Your Own Embedded System: Inter-Target Communication Architectures
![Page 96: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/96.jpg)
98 ni.com/byoes
Data Communication
I/O
http://www.ni.com/compactriodevguide/
![Page 97: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/97.jpg)
99 ni.com/byoes
LabVIEW for CompactRIO Developer’s Guide
http://www.ni.com/compactriodevguide
![Page 98: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/98.jpg)
10
0 ni.com/byoes
Data Transfer : I/O FPGA
• I/O nodes acquire and generate data
• Directly connected to I/O pins
• Data rates are defined by the AIO/DIO/modules
• With NI-DAQmx, you get multiple samples per loop iteration
• With LabVIEW FPGA, the FPGA acquires one data point per loop iteration
![Page 99: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/99.jpg)
10
1 ni.com/byoes
Data Communication Types
Tag Latest value data
Messages/Commands Intermittent data, low latency
Stream
Continuous acquisition, high throughput
![Page 100: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/100.jpg)
10
2 ni.com/byoes
FPGA RT: FPGA Read/Write Controls
FPGA VI Real-Time VI
![Page 101: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/101.jpg)
10
3 ni.com/byoes
FPGA RT: Direct Memory Access (DMA) FIFOs
• DMA FIFOs are an efficient mechanism for streaming data from the FPGA to RT Processor
• RIO hardware targets have either 3 or 16 dedicated DMA channels
![Page 102: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/102.jpg)
10
4 ni.com/byoes
Real-Time Buffer
Data Element
FPGA RT: DMA FIFOs
DMA Engine
FPGA DMA FIFO
![Page 103: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/103.jpg)
10
5 ni.com/byoes
Real-Time Processor Network
Development Computer
Embedded Device
Network Connection
Networked Devices
![Page 104: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/104.jpg)
10
6 ni.com/byoes
Network Inter-Target Communication Options
Shared Variables
Access latest value of a network published shared variable
Network Streams
Unidirectional lossless streaming with high throughput and minimal coding
TCP/IP and UDP
Define low-level communication protocols to talk to targets outside of LabVIEW and to optimize throughput and latency
![Page 105: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/105.jpg)
10
7 ni.com/byoes
User Interface Options
Component Display
Embedded UI
Development Computer
Embedded Device Network Connection
![Page 106: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/106.jpg)
10
8 ni.com/byoes
Remote User Interface Options
Component Display
Embedded UI
Touch Panel Computer
Mobile
Web-based Thin Client
Embedded Device Network Connection
![Page 107: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/107.jpg)
10
9 ni.com/byoes
Remote User Interface Options
ni.com/mobile Custom Development ni.com/uibuilder
Web-based Thin Client
![Page 108: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/108.jpg)
11
0 ni.com/byoes
Industrial Communication Protocols
• DNP3
• EtherCAT
• EtherNet/IP
• OPC DA/UA
• Modbus Serial and TCP
• PROFIBUS
• CANopen, CAN, LIN, and FlexRay
• FOUNDATION Fieldbus
• Communication to over 50 PLC vendor products through NI OPC Servers – ni.com/opc
ni.com/comm
![Page 109: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/109.jpg)
11
1 ni.com/byoes
Exercise 4 Discussion
• Scenarios • If necessary to stream a lot of waveform data from I/O FPGA RT Windows PC?
• Single-point update from FPGA RT? …from RT Windows PC?
• What if I cannot afford to lose data between RT Windows PC?
• What if I need to connect to an existing system or industrial network?
![Page 110: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/110.jpg)
ni.com
[Exercise 4] Build the Windows User Interface Combine FPGA, RT, and Windows UI VIs into a single application
Challenge Exercise: Implement Data Logging by pressing the center Push Button (PB3), implemented on the FPGA. Then on real-time either log the data locally (c:/), to a usb key (u:/), or send it back to the Windows UI.vi. On the Windows side either read and log the data and/or create an indicator showing data is being logged. A few customer solutions are provided with the exercises. Challenge Exercise 2: Create a control for the user to modify the Max Temp threshold value that causes the Temperature Warning to be true.
![Page 111: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/111.jpg)
11
3 ni.com/byoes
Exercise 4 Recap
![Page 112: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/112.jpg)
ni.com
Build Your Own Embedded System: Deployment & Replication
![Page 113: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/113.jpg)
11
5 ni.com/byoes
LabVIEW Real-Time Project Based Deployment
• Deployment will refer to deploying an executable
• Benefits of a Real-Time Application Executable (RT EXE)
• Can launch on system startup/boot
• Improved execution performance
• Improved system security
![Page 114: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/114.jpg)
11
6 ni.com/byoes
LabVIEW Real-Time Project Based Deployment
• After RT VI development is complete, build a Real-Time Application (RTEXE) for deployment
• Executable runs on nonvolatile memory
• Application remains after power is cycled
• Can set RTEXE as a startup executable
![Page 115: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/115.jpg)
11
7 ni.com/byoes
LabVIEW Real-Time Project Based Deployment
May involve some or all of:
• Discover the target in MAX
• Apply network settings
• Install all necessary drivers
• Open the development project
• Change project IP Address
• Build the application EXE
• Deploy the application
![Page 116: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/116.jpg)
11
8 ni.com/byoes
Project-based deployment doesn’t work in these scenarios:
1.
2.
3.
4.
LabVIEW Project Based Deployment
?
![Page 117: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/117.jpg)
11
9 ni.com/byoes
System Imaging
1.Deploy built application to an NI-RIO device from project
2.Create Disk Image from the NI-RIO device
• Image packages every file on the device’s hard drive in a zip file saved on the host machine
3.Deploy that image to one or more other identical targets
2 3 1
![Page 118: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/118.jpg)
12
0 ni.com/byoes
Replication and Deployment Utility (RAD)
• Retrieve and deploy images to multiple targets • Captures all files including bitfiles set to deploy to FPGA flash memory
• Intuitive interface for image transfer
• Open source image-based deployment utility • Use ‘as-is’ or as a starting point for a custom solution
![Page 119: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/119.jpg)
12
4 ni.com/byoes
RAD Features and Download Link
• Standalone tool to retrieve and deploy images
• Select multiple targets for image deployment
• Configure deployment network settings
• Image versioning
• File-by-file image comparison tool for validation
For download and documentation: Replication and Deployment (RAD) Utility
![Page 120: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/120.jpg)
ni.com
[Exercise 5] Deployment and Replication Using Exercise 3 project
Deploy a Real-Time Executable to your target and use the Replication and Deployment Utility to replicate your system
![Page 121: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/121.jpg)
12
6 ni.com/byoes
Battery Management System Summary
Exercise 4 Exercises 3&4 Exercise 2
![Page 122: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/122.jpg)
ni.com
[Reset System] Dynamic IP Address Assignment
Change target back to dynamic IP address assignment in MAX
![Page 123: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/123.jpg)
12
8 ni.com/byoes
Next Steps
• Be sure to take all of your cables/power supply
• Complete the Workshop Survey saved on your desktop: http://research.ni.com/run/og_byoes_workshopfeedback
• Download the workshop materials from ni.com/rioeval/nextstep • Additional exercises for the LabVIEW RIO Evaluation Kit
• Redeem your customer education voucher to start down the path to proficiency
• Talk with your NI field engineer about what RIO hardware form-factor makes sense for your application
![Page 124: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/124.jpg)
12
9 ni.com/byoes
NI LabVIEW for CompactRIO Developer’s Guide
http://www.ni.com/compactriodevguide/
![Page 125: BYOES Workshop Presentation H2 2014.pdf](https://reader033.fdocuments.in/reader033/viewer/2022042905/577cc4021a28aba71197e092/html5/thumbnails/125.jpg)
13
0 ni.com/byoes
NI LabVIEW High-Performance FPGA Developer’s Guide
• LabVIEW single-cycle Timed Loop programming
• Throughput, latency, and resource optimization techniques
• HDL and third-party IP integration
• Data transfer mechanisms
ni.com/hprioguide