Bi Cmos Technology
-
Upload
deekshith-ravi-chandra-tadikamalla -
Category
Documents
-
view
204 -
download
0
Transcript of Bi Cmos Technology
![Page 1: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/1.jpg)
![Page 2: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/2.jpg)
TALK FLOW What is BiCMOS Why BiCMOS BiCMOS fabrication process CMOS inverter BiCMOS inverter Comparison between CMOS and BiCMOS Pros and Cons Applications Current status and future trends
![Page 3: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/3.jpg)
WHAT IS BiCMOS Bipolar compatible CMOS(BiCMOS)
tehnology: Introduced in early 1980s Combines Bipolar and CMOS logic
BiCMOS
CMOS BIPOLARLow power dissipation High speed High packing density High output drive
BiCMOS
![Page 4: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/4.jpg)
WHY BiCMOS For greater integration of mixed-signal analog systems To cover full delay-power space BiPOLAR
BiCMOS
CMOS
Adapted from Kiat-Seng Yeo et al.,”CMOS/BiCMOS ULSI:Low voltage,Low power”,Pearson Education,Inc., First edition,p.2,2002
Speed
Power
![Page 5: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/5.jpg)
BiCMOS FABRICATION PROCESS
Adapted from A.R.Alvarage et al.,”An overview of BiCMOS Technology and Applications”,IEEE International Symposium on Circuits and Systems,1-3 May,1990
![Page 6: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/6.jpg)
BiCMOS CROSS-SECTION
Adapted from J. M Rabaey, Digital Integrated Circuits: A Design Prespective, NewJersey: Prentice-Hall, Inc., 1996.
![Page 7: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/7.jpg)
BiCMOS CROSS-SECTION
Adapted from J. P. Uremuya, Circuit Design for CMOS VLSI, Massachusetts: Kluwer Academic Publishers, 1992.
![Page 8: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/8.jpg)
CMOS INVERTER
IP
VDD
GND
OP
Adapted from www2.eng.cam.ac.uk/~dmh/3b2/invert.htm
CIRCUIT DIAGRAM
![Page 9: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/9.jpg)
BASIC BiCMOS INVERTER
Adapted from J. M Rabaey, Digital Integrated Circuits: A Design Prespective,New Jersey: Prentice-Hall, Inc., 1996.
![Page 10: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/10.jpg)
CONVENTIONAL BiCMOS INVERTER
Adapted from J. M Rabaey, Digital Integrated Circuits: A Design Prespective,New Jersey: Prentice-Hall, Inc., 1996.
![Page 11: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/11.jpg)
PULL UP EVENT
C load
Adapted from Sung-Mo Kang,Yusuf Leblebici,”CMOS Digital Integrated Circuits:Analysis and Design”,Tata McGraw-Hill,Third edition,2003,p.547.
![Page 12: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/12.jpg)
PULL DOWN EVENT
C load
Adapted from Sung-Mo Kang,Yusuf Leblebici,”CMOS Digital Integrated Circuits:Analysis and Design”,Tata McGraw-Hill,Third edition,2003,p.550.
![Page 13: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/13.jpg)
BiCMOS VS. CMOS
CMOS
BiCMOS
VTC DYNAMIC CHARACTERISTICS
Adapted from www2.eng.cam.ac.uk/~dmh/3b2/invert.htm
![Page 14: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/14.jpg)
SPEED COMPARISON
Adapted from Larry Wissel and Elliot L. Gould,”Optimal Usage of CMOS within a BiCMOS Technology”,IEEE J. of solid-state circuits, Vol. 27, No. 3, March1992
![Page 15: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/15.jpg)
DELAY COMPARISON
Adapted from Larry Wissel and Elliot L. Gould,”Optimal Usage of CMOS within a BiCMOS Technology”,IEEE J. of solid-state circuits, Vol. 27, No. 3, March 1992
![Page 16: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/16.jpg)
AREA COMPARISON
A AREA
C COMPLEXITY
Adapted from H.Klose et al.,”Bicmos,a tehnology for High speed/High density ICs”,IEEE international conference on Computer Design:VLSI in computers and proessors,2-4 Oct.,1989
![Page 17: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/17.jpg)
PROS OF BiCMOS
Improved speed over CMOS Improved current drive over CMOS Improved packing density over bipolar Lower power consumption than bipolar High input impedance Low output impedance
![Page 18: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/18.jpg)
CONS OF BiCMOS Increased manufacturing process complexity Speed degradation due to scaling
Adapted from Paul G. Y. Tsui et al.,”Study of BiCMOS Logic Gate Configurations for Improved Low-Voltage Performance”, IEEE J. of solid-state circuits, Vol. 28, No 3. March 1993.
![Page 19: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/19.jpg)
CONS OF BiCMOS(CONTD.) Hot carrier degradation
Adapted from J. David Burnett and Chenming hu,”Hot-Carrier Degradation in Bipolar transistors at 300 and 110 K-Effect on BiCMOS Inverter Performance”,IEEE Trasactions On Electron Devices,Vol 17. No 3. April 1990.
![Page 20: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/20.jpg)
APPLICATIONS
Full custom ICs SRAM,DRAM Microproessor,controller
Semi custom ICs Register,Flipflop
Standard cells Adders,mixers,ADC,DAC
Gate arrays
![Page 21: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/21.jpg)
CURRENT STATUS AND FUTURE TRENDS SiGe BiCMOS HP SiGe BiCMOS WL SiGe HBT
![Page 22: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/22.jpg)
BiCMOS PRODUCTS
SiGe BiCMOS GPS CIRCUIT GSM 900 POWER AMPLIFIER
Adapted from D.Harame et al.,”The Emerging Role of SiGe BiCMOS Technologyin Wired and Wireless Communications”, Fourth IEEE International Caracas Conference on Devices, Circuits and Systems, Aruba, April 17-19, 2002.
![Page 23: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/23.jpg)
BiCMOS PRODUCTS(CONTD.)
W-CDMA DCR
OC-48c SONET/SDH Mapper
Adapted from D.Harame et al.,”The Emerging Role of SiGe BiCMOS Technologyin Wired and Wireless Communications”, Fourth IEEE International Caracas Conference on Devices, Circuits and Systems, Aruba, April 17-19, 2002.
![Page 24: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/24.jpg)
CONCLUSION The extra process complexity requires
chip manufacturers to command a premium for BiCMOS products. In the analog market the ability to integrate large mixed systems provides the compelling cost advantage of BiCMOS; this market is still emerging.
BiCMOS is a complement to pure CMOS and Bipolar technologies in important system application areas.
![Page 25: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/25.jpg)
REFERENCES[1]Kiat-Seng Yeo et al.,”CMOS/BiCMOS ULSI:Low voltage,Low power”,Pearson
Education,Inc., First edition,2002.[2]Sung-Mo Kang,Yusuf Leblebici,”CMOS Digital Integrated Circuits:Analysis and
Design”,Tata McGraw-Hill,Third edition,2003.[3]E.A.Gonzalez,”BiCMOS processes,trends and applications”,DLSU ECE,Technical
report,Nov.29,2004.[4]A.R.Alvarez et al.,”An overview of BiCMOS technology and applications”,IEEE
International Symposium on Circuits and Systems,1-3 May,1990.[5] T. Sakurai, “A review on low-voltage BiCMOS circuits and a BiCMOS vs. CMOS speed
comparison,” Proceedings of the 35th Midwest Symposium on Circuits and Systems, vol. 1, Aug. 9-12 1992.
[6] J. M Rabaey, Digital Integrated Circuits: A Design Prespective, NewJersey: Prentice-Hall, Inc., 1996.
[7] J. P. Uremuya, Circuit Design for CMOS VLSI, Massachusetts: Kluwer Academic Publishers, 1992.
[8] Adapted from H.Klose et al.,”Bicmos,a tehnology for High speed/High density ICs”,IEEE international conference on Computer Design:VLSI in computers and proessors,2-4 Oct.,1989
[9] Larry Wissel and Elliot L. Gould,”Optimal Usage of CMOS within a BiCMOS Technology”,IEEE J. of solid-state circuits, Vol. 27, No. 3, March 1992[10] Paul G. Y. Tsui et al.,”Study of BiCMOS Logic Gate Configurations for Improved Low-
Voltage Performance”, IEEE J. of solid-state circuits, Vol. 28, No 3. March 1993.[11] D.L.Harame,”Current Status and Future Trends of SiGe BiCMOS Technology” IEEE
transactions on electron devices, vol. 48, no. 11, november 2001[12]Adapted from D.Harame et al.,”The Emerging Role of SiGe BiCMOS Technology in Wired and Wireless Communications”, Fourth IEEE International Caracas
Conference on Devices, Circuits and Systems, Aruba, April 17-19, 2002.
![Page 26: Bi Cmos Technology](https://reader033.fdocuments.in/reader033/viewer/2022061123/5475b1f6b4af9f2c1b8b464c/html5/thumbnails/26.jpg)