ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial...

26
1 of 26 November 30, 2000 ATG for SSFs in Combinatorial Circuits Traian Pop Sorin Manolache [email protected] [email protected]

Transcript of ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial...

Page 1: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

1 of 26

November 30, 2000

ATG for SSFs in Combinatorial Circuits

Traian Pop Sorin [email protected] [email protected]

Page 2: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

2 of 26

November 30, 2000

Outline

eneration

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Introduction

Deterministic Test Generation

❚ Fault-Oriented ATG

❚ Fault Independent ATG

Random Test Generation

❚ Combined Deterministic and Random Test G

ATG Systems

Conclusions

Page 3: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

3 of 26

November 30, 2000

Introduction

Tes

Ge

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

ting

❚ off-line

❚ edge-pin

❚ stored-pattern

❚ full comparison of the output results

neral problems for TG:

❚ the cost of generating the test

❚ the quality of the generated test

❚ the cost of applying the test

Page 4: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

4 of 26

November 30, 2000

ic Test Generation

Tests(Test stimuli + Correct response)

dataDiagnostic

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Determinist

manual / automatic

fault-oriented / fault-independent

Circuitmodel

Faultuniverse

ATG

Page 5: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

5 of 26

November 30, 2000

Fault-Oriented ATG

by a fault model

imarytputs

Pro

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

targeted at certain fault within a fault universe given

blems:❚ fault activation

❚ error propagation

f s-a-v

Primaryinputs

Prou

N

x

Page 6: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

6 of 26

November 30, 2000

iented ATG (cont’d)

the value of a gate are reached)

1

0

1

D

D

0/0

0/1

1/0

1/1

v/v f

err1

err1

non-controlling value

Fauout

Err

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Or

lt activ ation: line-justification (recursively justifyingput by values of the gate inputs until primary inputs

or pr opagation:

composite logic values

reduced to a set of line-justification problems

01

x11

0x

Page 7: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

7 of 26

November 30, 2000

iented ATG (cont’d)

D1 D

j

e = 1m = Do = 1

l = 0 p = D

c = 1j = 0 k = 0

o = 0

a = 1 b = 1

c = 0 k = 0

Initial implications

To justify n = 1

Contradiction

Implications

To justify n = 1

To justify o = 1

g = Df = 1n = 1

d = 1

Fan

Cir

.

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Orout-free circuits:

cuits with fanout:

ab

cde

11

0x0

g

f s-a-0D0

h

i

x

i = 1

h = 1

o = 1

Decisions

ab

cd

efg

s-a-1x

n

m

l

k

ji

o p

h

..

.

Page 8: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

8 of 26

November 30, 2000

iented ATG (cont’d)

LURE

SS

Sobe

en

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Or

lve()ginif( Imply_and_check() = FAILURE) then return FAIif (error at PO and all lines are justified)

then return SUCCESSif (error can’t be propagated to a PO)

then return FAILUREselect an unsolved problemrepeat

beginselect one untried way to solve itif (Solve() = SUCCESS) then return SUCCE

enduntil all ways to solve it have been triedreturn FAILURE

d

Page 9: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

9 of 26

November 30, 2000

iented ATG (cont’d)

01x1

xD

D-fro■ u

■ b

J-fr o■ k

Minim■ m

■ g

■ re

■ e

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Orntier:

sed during error propagation process (D-drive)

ecomes void if no error can be propagated to a PO

ntier:eeps track of unjustified lines

izing the number of incorrect decisions:aximum implications principle

lobal implications

versing incorrect decisions

rror-propagation look-ahead

Page 10: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

10 of 26

November 30, 2000

iented ATG (cont’d)

) = FAILURE) then return FAILUREen beginid) then return FAILURE

an untried gate (G) from D-frontiertrolling value of Gc to every input of G with value x() = SUCCESS) then return SUCCESS

om D-frontier have been tried

en return SUCCESSJ-frontier

of G

put (j) of G with value x, assign c to j SUCCESS) then return SUCCESS

re specified

Alg

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Ororithms:

the D algorithm

the 9-V algorithm

single-path sensitization

PODEM

FAN

etc.

D-alg()begin

if( Imply_and_check(if (error not at PO) th

if(D-frontier = vorepeat

beginselect c = conassignif (D-alg

enduntil all gates frreturn FAILURE

endif (J-frontier = void) thselect a gate (G) fromc = controlling value repeat

beginselect an inif (Solve() =

enduntil all inputs of G areturn FAILURE

end

Page 11: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

11 of 26

November 30, 2000

iented ATG (cont’d)

o a value

error from a line to a PO

1

Pri■

Me■

Co■

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Ornciples used for decisions:attack the most difficult problem first

try the easiest solution first

asures:controllability: the relative difficulty of setting a line t

observability: the relative difficulty of propagating an

st functions:distance-based functions

recursive cost functions

fanout-based cost functions

C0 l( ) min C0 i( ){ } f l –+=C1 l( ) C1 i( ){ }∑ f l 1–+=

Page 12: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

12 of 26

November 30, 2000

lt-Independent ATG

f SSFs without targeting

critical values on the gate inputs

mplete specification)

Goind

Cri

! cr

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fau

al: to produce a set of tests that detect a large set oividual faults

tical-path TG algorithm:

select a PO and assign it a critical value

recursively justify any critical value on a gate output by

itical values are used instead of primitive values (co

Page 13: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

13 of 26

November 30, 2000

ndent ATG (cont’d)

p to detect SSFs

rting from already existing ones

ctable faults

Cri■

Fau■

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Fault-Indepe

tical-path TG for circuits with reconvergent fanout:conflicts

self-masking

multiple-path sensitization

overlap among PO cones

lt-oriented TG vs. Fault-independent TG:fault-oriented TG needs an additional simulation ste

using critical-path TG, new tests can be generated sta

fault-independent algorithms cannot identify undete

Page 14: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

14 of 26

November 30, 2000

m Test Generation

etect as many faults as

pos

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Rando

do not target a particular fault

random test vectors are applied and one hopes to d

sible

Page 15: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

15 of 26

November 30, 2000

Comparison

need for test vector stor-

han deterministically gen-

a

e

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

advantages:

❚ low test generation cost

❚ test vectors usually generated on-the-fly (no

ge)

disadvantages:

❚ long test sequence (approx. 10 times longer t

rated tests)

❚ high test application cost

Page 16: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

16 of 26

November 30, 2000

Quality Measures

ssible faults after applying N

bility to detect fault f after

e most difficult to detect

ran

app

fau

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

test quality – t N – the probability to detect all po

dom tests

N-step detection probability of f – d fN – the proba

lying N random tests

detection quality – d N – the probability to detect th

lt after applying N random tests

dN = min f dfN

tN < dN

Page 17: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

17 of 26

November 30, 2000

Test Length (1)

ce should be in order to

probability c, then they

ach

will

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

usually, one is interested in how long a test sequen

ieve a detection quality (test quality) of c

simulation too expensive

if N tests detect the most difficult to detect fault with

detect another fault with a probability ≥ c

Page 18: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

18 of 26

November 30, 2000

Test Length (2)

vectors

f

ty among the SSFs in the

mber of faults with detection

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

dN ≥ c, N = ?

df1 = |Tf| / 2

n, for uniformly distributed input test

Tf – the set of test vectors that detect the fault

dmin = min f df1, the lowest detection probabili

circuit

1 – (1 – dmin )N ≥ c

N ≥ ceil(ln(1 – c) / ln(1 – d min ))

tN ≥ c, N = ?

N ≥ ceil((ln(1 – c) – ln(k)) / ln(1 – d min )), k – nuprobability d min ≤ d ≤ 2dmin

dmin has to be determined

Page 19: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

19 of 26

November 30, 2000

dmin

f G being 1

)cuits, otherwise expo-

f fixed probabilities ⇒ lin-

nen

ear

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

dmin ≥ 1 / 2n ⇒ exhaustive testing

the probability to detect l s-a-0 = the probability o

there may be several paths to propagate the error

dmin ≥ P(Gk = 1) (max?P(l = 1) is computed in linear time for fanout-free cir

tial

probability intervals and cuts can be used instead o

time

1l

1 0

G

Page 20: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

20 of 26

November 30, 2000

Difficult Faults

e a lower bound, d L

with d f ≤ dL, the difficult

t or fanout branch)

e difficult fault becomes

fau

eas

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

sometimes N max is bounded (fixed) (testing time)

having a desired detection quality c, one can deduc

then the circuit has to be checked if there are faults

lts

among checkpoint faults (checkpoint = primary inpu

if found, then modify the circuit in such a way that th

ier to detect (design for testability)

Page 21: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

21 of 26

November 30, 2000

uted Test Vectors

optimization goals (cov-

s, gathers statistical data

n the pdf of future test

era

abo

vec

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Non-Uniformly Distrib

turned out to be better for some circuits for various

ge, testing cost, cost of DFT modifications)

research for computing the pdf of the test vectors

adaptive RTG , monitors the test generation proces

ut the most successful test vectors and adjusts the

tors

Page 22: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

22 of 26

November 30, 2000

inistic/Random TG

m Testing)

10

enerated tests will have A = 1

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

Combined Determ

RAPS (Random Path Sensitization)

SMART (Sensitizing Method for Algorithmic Rando

0

0x

x1

x 1

half of g

A

Page 23: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

23 of 26

November 30, 2000

ATG Systems

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

requirements:

❚ fault coverage ↑

❚ test generation cost ↓

❚ test set size ↓

should it collapse faults?

Page 24: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

24 of 26

November 30, 2000

Systems Structure

ling? */ is important */

PI */

rep

unt

rep

unt

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

ATG

eatGenerate_test(t);fault simulate tv = value(t)if acceptable(v) then add t to the testil endphase1();

/* what about test schedu/* redundancy elimination

eatselect a new target fault f /* better one close to the try to generate a new test t for fif successful

add f to the testfault simulate fdiscard the faults detected by f

fiil endphase2();

Page 25: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

25 of 26

November 30, 2000

est Set Compaction

nal faults are detected

nal fault to be tested

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

T

static compaction

01x 011 0100x10x0 0x0 001x01 x01

dynamic compaction

❚ try to set the unspecified PIs such that additio

❚ biggest problem is the selection of the additio

Page 26: ATG for SSFs in Combinatorial Circuitszebpe83/teaching/test/lec3.pdfATG for SSFs in Combinatorial Circuits Traian Pop, Sorin Manolache 3 of 26 November 30, 2000 Introduction Testing

26 of 26

November 30, 2000

Other TG Methods

the simultaneous ena-

e complicated, derived

re tested before (design

me with its gate level

blin

fr

fo

m

ATG for SSFs in Combinatorial CircuitsTraian Pop, Sorin Manolache

algebraic – impractical

extensions for tristate logic – problem: how to avoid

g of multiple bus drivers

TG for module-level circuits

❚ modules assumed to be fault free

❚ propagation and justification procedures mor

om the module’s function

❚ if the modules are not fault free, either they a

r testability) or after by replacing one module at a ti

odel