Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute...
-
Upload
howard-pearson -
Category
Documents
-
view
232 -
download
1
Transcript of Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute...
![Page 1: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/1.jpg)
AssessmentCovering…
• Von Neuman architecture• Registers – purpose and use, the fetch execute cycle
![Page 2: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/2.jpg)
Question 1 Question (4 marks) …Label the 4 components of the Von Neumann Architecture
I/O Processor Main Memory
System Bus
4 marks
![Page 3: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/3.jpg)
Question 2
Answer…
ROM stands for Read Only Memory and this means the data stored in the ROM can only be read and therefore not edited. ROM stores all of the boot up code like the operating system and is not cleared when the PC shuts down.
RAM stands for Random Access Memo, this type of memory can be edited and it stores data relevant to all of the current programs that are running, however RAM is cleared when the PC shuts down.
Question (4 marks) …What is the difference between ROM and RAM and what do they stand for?
4 marks
![Page 4: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/4.jpg)
Question 3
Answer…
Question (6 marks) …Complete the following table:
Name Direction Description
Address Bus Uni-Directional Send the address of the data being sent or required
Data Bus Uni-Directional biSends data of the current instructions being worked out. Can be used for sending data to processor to be processed
Control Bus Bi-DirectionalSends signals telling the processor and I/O devices what to do.
2 marks 3 marks
![Page 5: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/5.jpg)
Question 4
Answer…
Width 4 wires; 4 15
Width 6 wires; 6 63
Width 10 wires; 10 1023
Question (3 marks) …What is the largest number the following width data buses can carry at one time:Width 4 wiresWidth 6 wiresWidth 10 wires
0 marks
![Page 6: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/6.jpg)
Question 5
Answer…
Input: Mouse, Keyboard and Microphone
Output: Monitor, Headphones and Projectors
Both: Touch Screen and Gaming Headset (With Mic and Speaker)
Question (8 marks) …Name 3 input peripherals and 3 output peripherals and 2 that could be both…
8 marks
![Page 7: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/7.jpg)
Question 6
Answer…
USB stick, External Hard drive, SSD Card
Question (3 marks) …Name 3 secondary storage devices…
2 marks
![Page 8: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/8.jpg)
Question 7
Answer…
An I/O controller is
Question (2 marks) …Name two I/O controllers
0 marks f o r s e n b o y s
![Page 9: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/9.jpg)
Question 8
Answer…
The Stored Program Concept works around programs that are stored while the PC is running/ Currently active programs. In RAM. Must be fetched
Question (2 marks) …Define the stored program concept:
1 marks
![Page 10: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/10.jpg)
Question 9
Answer…
ALU stands for Arithmetic Logic Unit and it performs of the logic/calculation based instructions that are sent to the processor from the data bus
Question (2 marks) …What does the ALU stand for and give a description of its function.
2 marks
![Page 11: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/11.jpg)
Question 10
Answer…
3.4 MHz means 3.4 Million Hertz per second so 3,400,000 hertz per second
Question (2 marks) …What does 3.4MHz mean?
1 marks
![Page 12: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/12.jpg)
Question 11
Answer…
Registers are quick short term memory used for storing information required for calculations currently in progress. They contain extremely fast memory
Question (2 marks) …What are registers:?
2 marks
![Page 13: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/13.jpg)
Question 12
Answer…
Program Counter(PC): Counts the amount of programs currently running.
(CIR)
(MIR) – Memory ….. Register
(MDR)- Memory Data Register
Question (8 marks) …Name 4 registers used by the processor and explain what each does:
3 marks
![Page 14: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/14.jpg)
Question 14
Answer…
Increasing clock speed means your processor has to work a lot quicker than it usually would . This mean its gets a lot hotter and so the processor requires extra cooling else the PC could over heat. The term used for increasing clock speed is Overclocking as you are forcing the processor to work faster than it was made for. This can be incredibly risky and can damage your PC.
Question (2 marks) …What draw back might increasing clock speed bring?
2 marks
![Page 15: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/15.jpg)
Question 15
Answer…
The instruction set is the amount of instructions that the CPU is able to understand and this can limit what the CPU is able to do.
Question (2 marks) …What is the instruction set:
1 marks
![Page 16: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/16.jpg)
Question 16
Answer…
4 bit opcode could understand 16 different instructions.
The largest number that could be used as data would be 63
Question (2 marks) …For a word with 4 bits for an opcode and 6 bits for an operand• How many different instructions could I fit into the instruction set?• What is the largest number that I could use as data?
1 marks
![Page 17: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/17.jpg)
Question 17
Answer…
LOAD #34
ADD #35
STORE 100
Question (3 marks) …Using the LOAD / ADD / STORE instructionsWrite some assembly code to
34 + 35 put in memory location 100
![Page 18: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/18.jpg)
Question 18
CIR can be populated by a greater variety of instructions than the CISE
Question (1 marks) …
What effect will having a RISC or CISC have on the contents of the CIR?
![Page 19: Assessment Covering… Von Neuman architecture Registers – purpose and use, the fetch execute cycle.](https://reader036.fdocuments.in/reader036/viewer/2022062304/56649f565503460f94c79f53/html5/thumbnails/19.jpg)
SCORE
39/ 56
This sure is heavy….
Nice MaiMay
Nice MEMEDANK MEME
Nice MEME
Nice MaiMay
DANK MEME