ansenal dj1 amd uma a00 0526 -...
Transcript of ansenal dj1 amd uma a00 0526 -...
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Cover PageCustom
1 90Tuesday, May 25, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Cover PageCustom
1 90Tuesday, May 25, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Cover PageCustom
1 90Tuesday, May 25, 2010
<Core Design>
RS880M + SB820M
2010-05-25REV : A00
Ansenal DJ1 UMA Schematics DocumentAMD Danube CPU S1G4
DY : Nopop Component
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Block Diagram
2 90Thursday, May 13, 2010
<Core Design>
A3
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Block Diagram
2 90Thursday, May 13, 2010
<Core Design>
A3
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Block Diagram
2 90Thursday, May 13, 2010
<Core Design>
A3
EMC2102
KBC
ThermalInt. KB
LPC Bus
2MBFlash ROM
DDRIII800/1066
DDRIII800/1066
DIMM1
DIMM2
Ansenal DJ1 AMD UMA Block Diagram
SPI
8,9,10,11
12,13,14,15
19
18
37
62 68 25
20,21,22,23,24
TouchPAD
Project code : 91.4EK01.001PCB P/N : 09940Revision : SC
A-LINK
28
73BluetoothUSB 2.0 x 1
Right Side:USB x 1
CAMERA(Option) 73
63
USB 2.0 x 1
USB 2.0 x 1
USB 2.0
802.11a/b/gMini-Card
PCIE x 1USB 2.0 x 1
ODD
SATA
59 59
SATA
HDD
RealtekRTS5138
CardReader
32
SD/SDIO/MMCMS/MS Pro/xD44
USB2.0
AzaliaCODEC
AZALIA
&OP AMP
30
2CH SPEAKER
MIC IN
HP OUT
Internal Analog MIC
92HD79B
39
Fan58
AMD S1G4CPU
CPU I/F LVDS, CRT I/FINTEGRATED GRAHPICS
AMD RS880M
North Bridge
DDR III 800
HyperTransport16X16I
N
OUT
AMD SB820M
14 USB 2.0 portsETHERNET (10/100/1000Mb)
4 PCIE GPP
South Bridge
High Definition Audio
ACPI 1.1LPC I/F
PCI/PCI BRIDGE
4X4
+PWR_SRC
+PWR_SRC
INPUTS OUTPUTS50
+1.1V_RUN+PWR_SRC
49
+1.5V_SUS
OUTPUTS
RT8207GQW-GP
+5V_ALW2+3.3V_RTC_LDO+5V_ALW+3.3V_ALW
+PWR_SRC
INPUTS
SYSTEM DC/DCRT8205BGQW-GP
CPU CORE
INPUTS
+VCC_CORE+VDDNB
OUTPUTSISL6265AHRTZ-T-GP
46
47
OUTPUTSBQ24745RHDRCHARGER
INPUTS
+CHAGER_SRC+PWR_SRC
+DC_IN_SS
INPUTS
DDR III SUS&VTT
OUTPUTS
+3.3V_ALW
APL5930KAIINPUTS
SYSTEM DC/DC
OUTPUTS
+1.8V_RUN
INPUTS OUTPUTS
L4: SignalL3: SignalL2: VCC
L6: Bottom
L1: Top
L5: GND
PCB LAYER
DDR III 800
6 SATA ports
CRT
LVDS(Single Channel)LCD
RGB CRT55
54
76
10/100 NICATHEROS AR8132
PCIE x 1
Left Side:USB x 1
RJ45CONN
USB 2.0 x 1
I/O Board
Connector
NPCE781BA0DXNUVOTON
68
RT8209EGQWSYSTEM DC/DC
52
Swithes/RT9013INPUTS
SYSTEM DC/DC
OUTPUTS+3.3V_RUN+3.3V_ALW
42,53
+5V_ALW +5V_RUN+1.5V_SUS +1.5V_RUN
SYSTEM DC/DCRT9025 48,51
+1.1V_ALW+CPU_VDDR+1.5V_SUS
+3.3V_ALW
+3.3V_RUN +2.5V_RUN
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power Block DiagramCustom
3 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power Block DiagramCustom
3 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power Block DiagramCustom
3 90Thursday, May 13, 2010
<Core Design>
+VCC_CORE
Charger
+PBATT
Adapter
Battery
RT8205BGQW
+5V_ALW2
Regulator LDO Switch
+5V_ALW
AO4468
+5V_RUN
G547F2P81U
+5V_USB1
G547F2P81U
+5V_USB2
+3.3V_ALW
+VDDNB(CPU)
PA102FMG
+1.1V_RUN
+3.3V_LAN
AO4468
+3.3V_RUN
RTS5138
+3.3V_RUN_CARD
G5285T11U
+LCDVDD
Power Block Diagram
+PWR_SRC
Power Shape
RESISTER
AO4468
+AVDD
+1.5V_RUN
AO4407A
+1.5V_SUS
RESISTER
+PVDD
RT9013-25PB
+2.5V_RUN
+3.3V_RTC_LDO
VDDR(CPU)
ISL6265AHRTZ RT8207GQWRT8209EGQW
RT9025
60mA 1370mA
6257.3mA 2000mA2000mA
APL5930
+1.8V_RUN
10337mA77.5mA
606mA 250mA
5966mA
1230mA
13480mA
201mA 1320mA
8774mA
36A 4A 17868mA
1250mA+0.75V_DDR_VTT
1000mA
+1.1V_ALW
RT9025-25PSP
572mA
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SMBUS BLOCK DIAGRAMA2
4 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SMBUS BLOCK DIAGRAMA2
4 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SMBUS BLOCK DIAGRAMA2
4 90Thursday, May 13, 2010
<Core Design>
BQ24745RHDR
SCL
SDA
THERM_SCL
THERM_SDA
SRN10KJ-5-GP
SRN4K7J-8-GP
SRN100J-3-GP
SRN4K7J-8-GP
+KBC_PWR
SRN4K7J-8-GP
LDDC_CLK
LDDC_DATA
+3.3V_RUN
TPDATA
TPCLK
+5V_RUN
+3.3V_RUN
TouchPad Conn.TPDATA
TPCLKPSCLK1
PSDAT1
LCD Conn.
SB820M SMBus Block Diagram
SB820M
SCL1
SDA1
GPIO62/SDA2
GPIO61/SCL2
KBCNPCE781
CLK_SMB
ThermalSCL
SDA
+3.3V_RUN
DAT_SMB
KBC_SCL1
KBC_SDA1
SB_SMBCLK
SB_SMBDATA
TPDATA
TPCLK
I2C_DATA
I2C_CLK
DAC_SCL
DAC_SDA
SCL1
SDA1
BAT_SCL
BAT_SDA
SMBus Address:A0
SMBus Address:A4
DIMM 1SCL
SDA
+KBC_PWR
DIMM 2SCL
SDA
SMBus address:16
SMB_CLK
SMB_DATA
SB_SMBCLK
SB_SMBDATA
PBAT_SMBCLK1
PBAT_SMBDAT1
KBC SMBus Block Diagram
Battery Conn.
SMBus address:7A
+3.3V_RUN
2N7002SPT
SMBus address:12
DDC_CLK_CON
DDC_DATA_CON
+5V_CRT_RUN
CRT CONN
4K7R2J-2-GP
SRN2K2J
SCL0
SDA0
CPU S1G4
SIC
SID
SMBus address:98
CPU_SIC
CPU_SID
+1.5V_SUS
MINI CARD
SMB_DATA
SMB_CLK
SB_SMBCLK
SB_SMBDATA
SB_SMBCLK
SB_SMBDATA
CPU_SIC
CPU_SID
SCL3_LV/IMC_GPIO13
SDA3_LV/IMC_GPIO14
+3.3V_ALW
(In I/O Board)
(In I/O Board)
SRN10K2J
SRN1K2J
4K7R2J-2-GP
RS880M
SCL2
SDA2
SCL2
SDA2
+3.3V_ALW
SRN10K2J
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
THERMAL/AUDIO BLOCK DIAGRAMCustom
5 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
THERMAL/AUDIO BLOCK DIAGRAMCustom
5 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
THERMAL/AUDIO BLOCK DIAGRAMCustom
5 90Thursday, May 13, 2010
<Core Design>
CPUTHERMDA
THERMDC
EMC2102_DP3
EMC2102_DN3
SC470P50V3JN-2GPPMBS3904
System sensor, putCPU.
Thermal Block Diagram
Thermal
EMC2102
H_THERMDA
H_THERMDC
DP1
DN1
SC470P50V3JN-2GP
DP2
DN2
DP3
DN3
4K7R2J-2-GP
INT_MIC_L_R
60
AUD_INT_MIC_R_L
AUD_VREFOUT_C
PORT_C_L
PORT_C_R
VREFOUT_C
InternalMIC
Audio Block Diagram
Codec
92HD79
HP
OUT
MIC
IN
SPEAKER
VREFOUT_A_OR_F
HP1_PORT_B_L
30
SPKR_PORT_D_L+
SPKR_PORT_D_L-
SPKR_PORT_D_R-
SPKR_PORT_D_R+
AUD_SPK_L+
AUD_SPK_L-
AUD_SPK_R-
AUD_SPK_R+
HP1_PORT_B_R
AUD_HP1_JACK_L
AUD_HP1_JACK_R
60
60
HP0_PORT_A_L
HP0_PORT_A_R
AUD_EXT_MIC_L
AUD_EXT_MIC_R
AUD_VREFOUT_B
60
SC1U10V3KX-3GP
4K7R2J-2-GP
4K7R2J-2-GP
AUD_INT_MIC_R_L
60D4R2F
60D4R2F
AUD_HP1_JACK_L1
AUD_HP1_JACK_R1
Bead
Bead
EMC2102_DP2
EMC2102_DN2
SC470P50V3JN-2GPPMBS3904
System sensor, putnear DIMM.
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Table of ContentA2
6 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Table of ContentA2
6 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Table of ContentA2
6 90Thursday, May 13, 2010
<Core Design>
USB2 (I/O Board)
10
0
11
USB3
Pair
4
USB
23
1
Device
9 BLUETOOTH
USB1
CARD READERCAMERA
WLAN
Name Strap Name Schematic Note
LPCCLK0
EC_PWM3EC_PWM2
LPCCLK1CLKGEN
PCICLK1
PCICLK2 BootFailTmrEn
PCICLK3 DefaultStrapMode
ECEnableStrapEmbedded Controller (EC)0 V – Disabled3.3 V - Enabled
{ROMTYPE_1,ROMTYPE_0 }
Defines clock generator
0V –
3.3V–
External clock mode: Use 100-MHz PCIeRclock as reference clock and generate internal clocks only.
Integrated clock mode: Use 25-MHz crystalclock and generate both internal and external clocks
BIF_GEN2_COMPLIANCE_Strap
Set PCIe to Gen II mode
0V– 3.3V-
Force PCIe interface at Gen I mode
PCIe interfacce is at Gen II modeNot Applicable to SB820M but provision forpull-down is required.
Watchdog function
0V– 3.3V-
Disable the boot fail timer function
Enable the boot fail timer function
Default Debug Straps
0V– 3.3V–
Disable Debug Straps.
Select external Debug Straps
PCICLK4 CPUClkSel
AZ_SDOUT CoreSpeedMode
CPU/NB HT Clock Selection
0V– 3.3V– Required setting for integrated clock mode.
This strap is not used if the strap CLKGEN isconfigured for external clock generator mode.
Reserved.
Slow down core clock for low power platform.
0V– 3.3V-
Performance mode
Low Power mode
ROMTYPE_1 ROMTYPE_0 ROM TYPE3.3V 0V
3.3V 3.3V
0V 0V
0V 3.3V
SPI ROM
Reserved
Firmware Hub
LPC ROM(supports both LPC and PMC ROM types)
SB820M Strapping
5678
12
ReserveReserveReserveReserve
Reserve13 Reserve
USB Table PCIE Routing
LANE0
LANE1 MiniCard WLAN
LAN
*
*
*
*
*
*
*
*
Capture from 46113_rs880m_ds_nda_1.03
NB880M Strapping
DAC_VSYNC
DAC_HSYNC
SUS_STAT#
Schematic NoteStrap FunctionName
STRAP_DEBUG_BUS_GPIO _ENABLE#
SIDE_PORT_EN#
LOAD_EEPROM_STRAPS#
Enables debug bus accessthrough memory I/O pads and GPIOs. 0: Enable 1: Disable
Indicates if memory side-port is available or not 0: Available 1: Not available
Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. 1: Use default values
*
*
*
Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide
Reserve
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Clock Generator ICS9LPRS480Custom
7 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Clock Generator ICS9LPRS480Custom
7 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Clock Generator ICS9LPRS480Custom
7 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.1V_RUN
HT_NB_CPU_CTL_L112
HT_NB_CPU_CLK_H012
HT_NB_CPU_CAD_H012
HT_NB_CPU_CLK_L012
HT_NB_CPU_CTL_H112
HT_NB_CPU_CAD_H212HT_NB_CPU_CAD_L112HT_NB_CPU_CAD_H112HT_NB_CPU_CAD_L012
HT_NB_CPU_CAD_L312HT_NB_CPU_CAD_H312HT_NB_CPU_CAD_L212
HT_NB_CPU_CAD_H512HT_NB_CPU_CAD_L412HT_NB_CPU_CAD_H412
HT_NB_CPU_CAD_L612HT_NB_CPU_CAD_H612HT_NB_CPU_CAD_L512
HT_NB_CPU_CAD_H812HT_NB_CPU_CAD_L712HT_NB_CPU_CAD_H712
HT_NB_CPU_CAD_H1012HT_NB_CPU_CAD_L912HT_NB_CPU_CAD_H912HT_NB_CPU_CAD_L812
HT_NB_CPU_CAD_L1112HT_NB_CPU_CAD_H1112HT_NB_CPU_CAD_L1012
HT_NB_CPU_CAD_H1312HT_NB_CPU_CAD_L1212HT_NB_CPU_CAD_H1212
HT_NB_CPU_CAD_L1412HT_NB_CPU_CAD_H1412HT_NB_CPU_CAD_L1312
HT_NB_CPU_CLK_H112
HT_NB_CPU_CAD_L1512HT_NB_CPU_CAD_H1512
HT_NB_CPU_CTL_H012HT_NB_CPU_CTL_L012
HT_NB_CPU_CLK_L112
HT_CPU_NB_CAD_H3 12
HT_CPU_NB_CAD_H2 12
HT_CPU_NB_CAD_H7 12
HT_CPU_NB_CAD_H6 12
HT_CPU_NB_CAD_H5 12
HT_CPU_NB_CAD_H4 12
HT_CPU_NB_CAD_H12 12
HT_CPU_NB_CAD_H11 12
HT_CPU_NB_CAD_H10 12
HT_CPU_NB_CAD_H15 12
HT_CPU_NB_CAD_H14 12
HT_CPU_NB_CAD_H13 12
HT_CPU_NB_CAD_L9 12
HT_CPU_NB_CAD_L13 12
HT_CPU_NB_CAD_L8 12HT_CPU_NB_CAD_H8 12
HT_CPU_NB_CAD_L10 12
HT_CPU_NB_CAD_L14 12
HT_CPU_NB_CAD_H9 12
HT_CPU_NB_CAD_L12 12
HT_CPU_NB_CAD_L11 12
HT_CPU_NB_CAD_L15 12
HT_CPU_NB_CAD_L1 12
HT_CPU_NB_CAD_L5 12
HT_CPU_NB_CAD_L0 12HT_CPU_NB_CAD_H0 12
HT_CPU_NB_CAD_L2 12
HT_CPU_NB_CAD_L6 12
HT_CPU_NB_CAD_L4 12
HT_CPU_NB_CAD_L3 12
HT_CPU_NB_CAD_L7 12
HT_CPU_NB_CLK_H0 12
HT_CPU_NB_CTL_H0 12
HT_CPU_NB_CAD_H1 12
HT_CPU_NB_CTL_L0 12
HT_CPU_NB_CLK_L1 12HT_CPU_NB_CLK_H1 12HT_CPU_NB_CLK_L0 12
HT_CPU_NB_CTL_H1 12HT_CPU_NB_CTL_L1 12
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_HT_LINK I/F_(1/4)Custom
8 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_HT_LINK I/F_(1/4)Custom
8 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_HT_LINK I/F_(1/4)Custom
8 90Thursday, May 27, 2010
<Core Design>
SSID = CPU
SKT-BGA638H1761'nd 62.10055.1112'nd 62.10055.171
Place close to socket 1.1V(1.5A) for VLDT
VLDT_A0D1VLDT_A1D2VLDT_A2D3VLDT_A3D4
L0_CADIN_H0E3L0_CADIN_L0E2L0_CADIN_H1E1L0_CADIN_L1F1L0_CADIN_H2G3L0_CADIN_L2G2L0_CADIN_H3G1L0_CADIN_L3H1L0_CADIN_H4J1L0_CADIN_L4K1L0_CADIN_H5L3L0_CADIN_L5L2L0_CADIN_H6L1L0_CADIN_L6M1L0_CADIN_H7N3L0_CADIN_L7N2L0_CADIN_H8E5L0_CADIN_L8F5L0_CADIN_H9F3L0_CADIN_L9F4L0_CADIN_H10G5L0_CADIN_L10H5L0_CADIN_H11H3L0_CADIN_L11H4L0_CADIN_H12K3L0_CADIN_L12K4L0_CADIN_H13L5L0_CADIN_L13M5L0_CADIN_H14M3L0_CADIN_L14M4L0_CADIN_H15N5L0_CADIN_L15P5
L0_CLKIN_H0J3L0_CLKIN_L0J2L0_CLKIN_H1J5L0_CLKIN_L1K5
L0_CTLIN_H0N1L0_CTLIN_L0P1L0_CTLIN_H1P3L0_CTLIN_L1P4
VLDT_B0 AE2VLDT_B1 AE3VLDT_B2 AE4VLDT_B3 AE5
L0_CADOUT_H0 AD1L0_CADOUT_L0 AC1L0_CADOUT_H1 AC2L0_CADOUT_L1 AC3L0_CADOUT_H2 AB1L0_CADOUT_L2 AA1L0_CADOUT_H3 AA2L0_CADOUT_L3 AA3L0_CADOUT_H4 W2L0_CADOUT_L4 W3L0_CADOUT_H5 V1L0_CADOUT_L5 U1L0_CADOUT_H6 U2L0_CADOUT_L6 U3L0_CADOUT_H7 T1L0_CADOUT_L7 R1L0_CADOUT_H8 AD4L0_CADOUT_L8 AD3L0_CADOUT_H9 AD5L0_CADOUT_L9 AC5
L0_CADOUT_H10 AB4L0_CADOUT_L10 AB3L0_CADOUT_H11 AB5L0_CADOUT_L11 AA5L0_CADOUT_H12 Y5L0_CADOUT_L12 W5L0_CADOUT_H13 V4L0_CADOUT_L13 V3L0_CADOUT_H14 V5L0_CADOUT_L14 U5L0_CADOUT_H15 T4L0_CADOUT_L15 T3
L0_CLKOUT_H0 Y1L0_CLKOUT_L0 W1L0_CLKOUT_H1 Y4L0_CLKOUT_L1 Y3
L0_CTLOUT_H0 R2L0_CTLOUT_L0 R3L0_CTLOUT_H1 T5L0_CTLOUT_L1 R5
1 OF 6
DANUBE
CPU1A
DANUB
1 OF 6
DANUBE
CPU1A
DANUB
12
C806
SC
180P50V
2JN-1G
P
C806
SC
180P50V
2JN-1G
P
12
C802
SC
4D7U
6D3V
3KX
-GP
C802
SC
4D7U
6D3V
3KX
-GP
12
C804
SC
D22U
10V3K
X-2G
P
C804
SC
D22U
10V3K
X-2G
P
12
C807
SC
180P50V
2JN-1G
P
C807
SC
180P50V
2JN-1G
P
12
C801
SC
10U6D
3V5K
X-1G
P
C801
SC
10U6D
3V5K
X-1G
P
12
C805
SC
D22U
10V3K
X-2G
P
C805
SC
D22U
10V3K
X-2G
P
12
C803
SC
D22U
10V3K
X-2G
P
C803
SC
D22U
10V3K
X-2G
P
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
M_B_DQ42M_B_DQ41M_B_DQ40
M_B_DQ43
M_B_DQ14M_B_DQ13M_B_DQ12
M_B_DQ15
M_B_DQ0
M_B_DQ46M_B_DQ45M_B_DQ44
M_B_DQ47
M_B_DQ19M_B_DQ18M_B_DQ17M_B_DQ16
M_B_DQ51M_B_DQ50M_B_DQ49M_B_DQ48
M_B_DQ23M_B_DQ22M_B_DQ21M_B_DQ20
M_B_DQ1
M_B_DQ53M_B_DQ52
M_B_DQ24
M_B_DQ55M_B_DQ54
M_B_DQ27M_B_DQ26M_B_DQ25
M_B_DQ2
M_B_DQ57M_B_DQ56
M_B_DQ59M_B_DQ58
M_B_DQ31M_B_DQ30M_B_DQ29M_B_DQ28
M_B_DQ3
M_B_DQ63M_B_DQ62M_B_DQ61M_B_DQ60
M_B_DQ33M_B_DQ32
M_B_DQ35M_B_DQ34
M_B_DQ5M_B_DQ4
M_B_DQ7M_B_DQ6
M_B_DQ39M_B_DQ38M_B_DQ37M_B_DQ36
M_B_DQ8
M_B_DQ11M_B_DQ10M_B_DQ9
M_A_DM0M_A_DM1M_A_DM2M_A_DM3M_A_DM4M_A_DM5M_A_DM6M_A_DM7
M_A_DQ0M_A_DQ1M_A_DQ2M_A_DQ3M_A_DQ4M_A_DQ5M_A_DQ6M_A_DQ7M_A_DQ8M_A_DQ9M_A_DQ10M_A_DQ11M_A_DQ12M_A_DQ13M_A_DQ14M_A_DQ15M_A_DQ16M_A_DQ17M_A_DQ18M_A_DQ19M_A_DQ20M_A_DQ21M_A_DQ22M_A_DQ23M_A_DQ24M_A_DQ25M_A_DQ26M_A_DQ27M_A_DQ28M_A_DQ29M_A_DQ30M_A_DQ31M_A_DQ32M_A_DQ33M_A_DQ34M_A_DQ35M_A_DQ36M_A_DQ37M_A_DQ38M_A_DQ39M_A_DQ40M_A_DQ41M_A_DQ42M_A_DQ43M_A_DQ44
M_A_DQ46M_A_DQ47M_A_DQ48M_A_DQ49M_A_DQ50M_A_DQ51M_A_DQ52M_A_DQ53M_A_DQ54M_A_DQ55M_A_DQ56M_A_DQ57M_A_DQ58M_A_DQ59M_A_DQ60M_A_DQ61M_A_DQ62M_A_DQ63
M_B_DM0M_B_DM1M_B_DM2M_B_DM3M_B_DM4M_B_DM5M_B_DM6M_B_DM7
M_A_DQ45
MEMZPMEMZN
MEM_MB_ADD0MEM_MB_ADD1MEM_MB_ADD2MEM_MB_ADD3MEM_MB_ADD4MEM_MB_ADD5MEM_MB_ADD6MEM_MB_ADD7MEM_MB_ADD8MEM_MB_ADD9MEM_MB_ADD10MEM_MB_ADD11MEM_MB_ADD12MEM_MB_ADD13MEM_MB_ADD14MEM_MB_ADD15
TP_CPU_VDDR_SENSE
MEM_MA_ADD10
MEM_MA_ADD14
MEM_MA_ADD1
MEM_MA_ADD5
MEM_MA_ADD12
MEM_MA_ADD0
MEM_MA_ADD4
MEM_MA_ADD11
MEM_MA_ADD3
MEM_MA_ADD9
MEM_MA_ADD7
MEM_MA_ADD15
MEM_MA_ADD2
MEM_MA_ADD8
MEM_MA_ADD6
MEM_MA_ADD13
+0.75V_SUS_CPU_M_VREF +V_DDR_REF
+1.5V_SUS
+1.5V_SUS
+CPU_VDDR
+CPU_VDDR
MEM_MB_CLK1_P 19MEM_MB_CLK1_N 19
MEM_MA_CLK1_P18MEM_MA_CLK1_N18
M_A_DQ[63..0]18
M_A_DQS718
M_A_DQS#018M_A_DQS018
M_A_DQS#318M_A_DQS318
M_A_DQS#718
M_A_DQS218
M_A_DQS#618M_A_DQS618M_A_DQS#518M_A_DQS518
M_A_DQS#218
M_A_DQS418
M_A_DQS#118M_A_DQS118
M_A_DQS#418
MEM_MA_ADD[0..15]18
M_B_DM[7..0] 19
M_B_DQS6 19M_B_DQS#6 19
M_B_DQS2 19M_B_DQS#2 19
M_B_DQS5 19M_B_DQS#5 19
M_B_DQS1 19M_B_DQS#1 19
M_B_DQS4 19M_B_DQS#4 19
M_B_DQS0 19M_B_DQS#0 19
M_B_DQS7 19M_B_DQS#7 19
M_B_DQS3 19M_B_DQS#3 19
MEM_MA_BANK218
MEM_MA_CAS#18MEM_MA_RAS#18
MEM_MA_WE#18
MEM_MA_BANK118MEM_MA_BANK018
MEM_MA_CKE118MEM_MA_CKE018
MEM_MA0_CS#018MEM_MA0_CS#118
MEM_MB0_ODT1 19MEM_MB0_ODT0 19
MEM_MA0_ODT018MEM_MA0_ODT118
MEM_MB0_CS#0 19MEM_MB0_CS#1 19
MEM_MB_BANK0 19MEM_MB_BANK1 19MEM_MB_BANK2 19
MEM_MB_RAS# 19MEM_MB_CAS# 19MEM_MB_WE# 19
MEM_MB_CKE0 19MEM_MB_CKE1 19
MEM_MB_CLK0_N 19MEM_MB_CLK0_P 19
MEM_MA_CLK0_N18MEM_MA_CLK0_P18
M_A_DM[7..0]18
M_B_DQ[63..0] 19
DDR3_B_DRAMRST# 19
MEM_MB_ADD[0..15] 19
DDR3_A_DRAMRST#18
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00CPU_DDR(2/4)
Custom9 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00CPU_DDR(2/4)
Custom9 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00CPU_DDR(2/4)
Custom9 90Thursday, May 27, 2010
<Core Design>
SSID = CPU
0.9V(1.25A) for VDDR
CLOSE TO CPU
Place near to CPU
0.9V--DDR10661.05V---DDR1333 (1.75A)
4.7UF*40.22UF*41000PF*4180PF*4
12
C906
SC
D22U
10V3K
X-2G
P
C906
SC
D22U
10V3K
X-2G
P
12
C901
SC
4D7U
6D3V
3KX
-GP
C901
SC
4D7U
6D3V
3KX
-GP
12
C911
SC
180P50V
2JN-1G
P
C911
SC
180P50V
2JN-1G
P
1 2R904
0R3J-0-U-GPDY
R904
0R3J-0-U-GPDY
12
C919
SC
1000P50V
3JN-G
P-U
C919
SC
1000P50V
3JN-G
P-U
12
C917SC10U6D3V5KX-1GPC917SC10U6D3V5KX-1GP
12
C916
SC
180P50V
2JN-1G
P
DY
C916
SC
180P50V
2JN-1G
P
DY
12
C903
SC
4D7U
6D3V
3KX
-GP
C903
SC
4D7U
6D3V
3KX
-GP
12
C920
SC
D1U
10V2K
X-5G
P
C920
SC
D1U
10V2K
X-5G
P
12
C918
SC
D1U
10V2K
X-5G
P
C918
SC
D1U
10V2K
X-5G
P
12
C908
SC
1000P50V
3JN-G
P-U
C908
SC
1000P50V
3JN-G
P-U
12
C907
SC
1000P50V
3JN-G
P-U
C907
SC
1000P50V
3JN-G
P-U
12
R902
1KR
3F-GP
R902
1KR
3F-GP
12
C904
SC
D22U
10V3K
X-2G
P
C904
SC
D22U
10V3K
X-2G
P
12
C902
SC
4D7U
6D3V
3KX
-GP
C902
SC
4D7U
6D3V
3KX
-GP
1 2R903 39D2R2F-L-GPR903 39D2R2F-L-GP
12
C915
SC
1000P50V
3JN-G
P-U
C915
SC
1000P50V
3JN-G
P-U
VDDRD10VDDRC10VDDRB10VDDRAD10
MEMZPAF10MEMZNAE10
MA_RESET#H16
MA0_ODT0T19MA0_ODT1V22MA1_ODT0U21MA1_ODT1V19
MA0_CS#0T20MA0_CS#1U19MA1_CS#0U20MA1_CS#1V20
MA_CKE0J22MA_CKE1J20
MA_CLK_H5N19MA_CLK_L5N20MA_CLK_H1E16MA_CLK_L1F16MA_CLK_H7Y16MA_CLK_L7AA16MA_CLK_H4P19MA_CLK_L4P20
MA_ADD0N21MA_ADD1M20MA_ADD2N22MA_ADD3M19MA_ADD4M22MA_ADD5L20MA_ADD6M24MA_ADD7L21MA_ADD8L19MA_ADD9K22MA_ADD10R21MA_ADD11L22MA_ADD12K20MA_ADD13V24MA_ADD14K24MA_ADD15K19
MA_BANK0R20MA_BANK1R23MA_BANK2J21
MA_RAS#R19MA_CAS#T22MA_WE#T24
VDDR W10VDDR AC10VDDR AB10VDDR AA10VDDR A10
VDDR_SENSE Y10
MEMVREF W17
MB_RESET# B18
MB0_ODT0 W26MB0_ODT1 W23MB1_ODT0 Y26
MB0_CS#0 V26MB0_CS#1 W25MB1_CS#0 U22
MB_CKE0 J25MB_CKE1 H26
MB_CLK_H5 P22MB_CLK_L5 R22MB_CLK_H1 A17MB_CLK_L1 A18MB_CLK_H7 AF18MB_CLK_L7 AF17MB_CLK_H4 R26MB_CLK_L4 R25
MB_ADD0 P24MB_ADD1 N24MB_ADD2 P26MB_ADD3 N23MB_ADD4 N26MB_ADD5 L23MB_ADD6 N25MB_ADD7 L24MB_ADD8 M26MB_ADD9 K26
MB_ADD10 T26MB_ADD11 L26MB_ADD12 L25MB_ADD13 W24MB_ADD14 J23MB_ADD15 J24
MB_BANK0 R24MB_BANK1 U26MB_BANK2 J26
MB_RAS# U25MB_CAS# U24MB_WE# U23
2 OF 6DANUBE
CPU1B
DANUB
2 OF 6DANUBE
CPU1B
DANUB
12
R905
1KR
3F-GP
R905
1KR
3F-GP
1 2R901 39D2R2F-L-GPR901 39D2R2F-L-GP
12
C910
SC
180P50V
2JN-1G
P
C910
SC
180P50V
2JN-1G
P
12
C913
SC
4D7U
6D3V
3KX
-GP
C913
SC
4D7U
6D3V
3KX
-GP
12
C914
SC
D22U
10V3K
X-2G
P
DY
C914
SC
D22U
10V3K
X-2G
P
DY
12
C909
SC
1000P50V
3JN-G
P-U
C909
SC
1000P50V
3JN-G
P-U
1 TP901TP901
MB_DATA0 C11MB_DATA1 A11MB_DATA2 A14MB_DATA3 B14MB_DATA4 G11MB_DATA5 E11MB_DATA6 D12MB_DATA7 A13MB_DATA8 A15MB_DATA9 A16
MB_DATA10 A19MB_DATA11 A20MB_DATA12 C14MB_DATA13 D14MB_DATA14 C18MB_DATA15 D18MB_DATA16 D20MB_DATA17 A21MB_DATA18 D24MB_DATA19 C25MB_DATA20 B20MB_DATA21 C20MB_DATA22 B24MB_DATA23 C24MB_DATA24 E23MB_DATA25 E24MB_DATA26 G25MB_DATA27 G26MB_DATA28 C26MB_DATA29 D26MB_DATA30 G23MB_DATA31 G24MB_DATA32 AA24MB_DATA33 AA23MB_DATA34 AD24MB_DATA35 AE24MB_DATA36 AA26MB_DATA37 AA25MB_DATA38 AD26MB_DATA39 AE25MB_DATA40 AC22MB_DATA41 AD22MB_DATA42 AE20MB_DATA43 AF20MB_DATA44 AF24MB_DATA45 AF23MB_DATA46 AC20MB_DATA47 AD20MB_DATA48 AD18MB_DATA49 AE18MB_DATA50 AC14MB_DATA51 AD14MB_DATA52 AF19MB_DATA53 AC18MB_DATA54 AF16MB_DATA55 AF15MB_DATA56 AF13MB_DATA57 AC12MB_DATA58 AB11MB_DATA59 Y11MB_DATA60 AE14MB_DATA61 AF14MB_DATA62 AF11MB_DATA63 AD11
MB_DM0 A12MB_DM1 B16MB_DM2 A22MB_DM3 E25MB_DM4 AB26MB_DM5 AE22MB_DM6 AC16MB_DM7 AD12
MB_DQS_H0 C12MB_DQS_L0 B12MB_DQS_H1 D16MB_DQS_L1 C16MB_DQS_H2 A24MB_DQS_L2 A23MB_DQS_H3 F26MB_DQS_L3 E26MB_DQS_H4 AC25MB_DQS_L4 AC26MB_DQS_H5 AF21MB_DQS_L5 AF22MB_DQS_H6 AE16MB_DQS_L6 AD16MB_DQS_H7 AF12MB_DQS_L7 AE12
MA_DATA0G12MA_DATA1F12MA_DATA2H14MA_DATA3G14MA_DATA4H11MA_DATA5H12MA_DATA6C13MA_DATA7E13MA_DATA8H15MA_DATA9E15MA_DATA10E17MA_DATA11H17MA_DATA12E14MA_DATA13F14MA_DATA14C17MA_DATA15G17MA_DATA16G18MA_DATA17C19MA_DATA18D22MA_DATA19E20MA_DATA20E18MA_DATA21F18MA_DATA22B22MA_DATA23C23MA_DATA24F20MA_DATA25F22MA_DATA26H24MA_DATA27J19MA_DATA28E21MA_DATA29E22MA_DATA30H20MA_DATA31H22MA_DATA32Y24MA_DATA33AB24MA_DATA34AB22MA_DATA35AA21MA_DATA36W22MA_DATA37W21MA_DATA38Y22MA_DATA39AA22MA_DATA40Y20MA_DATA41AA20MA_DATA42AA18MA_DATA43AB18MA_DATA44AB21MA_DATA45AD21MA_DATA46AD19MA_DATA47Y18MA_DATA48AD17MA_DATA49W16MA_DATA50W14MA_DATA51Y14MA_DATA52Y17MA_DATA53AB17MA_DATA54AB15MA_DATA55AD15MA_DATA56AB13MA_DATA57AD13MA_DATA58Y12MA_DATA59W11MA_DATA60AB14MA_DATA61AA14MA_DATA62AB12MA_DATA63AA12
MA_DM0E12MA_DM1C15MA_DM2E19MA_DM3F24MA_DM4AC24MA_DM5Y19MA_DM6AB16MA_DM7Y13
MA_DQS_H0G13MA_DQS_L0H13MA_DQS_H1G16MA_DQS_L1G15MA_DQS_H2C22MA_DQS_L2C21MA_DQS_H3G22MA_DQS_L3G21MA_DQS_H4AD23MA_DQS_L4AC23MA_DQS_H5AB19MA_DQS_L5AB20MA_DQS_H6Y15MA_DQS_L6W15MA_DQS_H7W12MA_DQS_L7W13
3 OF 6
DANUBE
CPU1C
DANUB
3 OF 6
DANUBE
CPU1C
DANUB
12
C912
SC
180P50V
2JN-1G
P
DY
C912
SC
180P50V
2JN-1G
P
DY
12
C905
SC
D22U
10V3K
X-2G
P
DY
C905
SC
D22U
10V3K
X-2G
P
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CPU_TEST18
CPU_TEST10
TP_CPU_TEST14
CPU_R_LDT_PWRGD
CPU_LDT_REQ#
CPU_TEST24CPU_TEST22
CPU_DBRDY
CPU_THERMTRIP#
CPU_SIC
TP_CPU_TEST15
CPU_SID
CPU_TDOCPU_TDO
CPU_DBRDY
CPU_TEST27
CPU_R_LDT_RST#
CPU_TEST25_L
TP_CPU_VDDIO_SUS_FB_LTP_CPU_VDDIO_SUS_FB_H
TP_CPU_TEST16TP_CPU_TEST17
HDT_RST#
CPU_R_LDT_RST#
CPU_ALERT#
CPU_R_LDT_RST#
CPU_ALERT#
HDT_RST_R#HDT_RST#
CPU_TEST22
CPU_HTREF0
CPU_TEST18
TP_CPU_VDDIO_SUS_FB_L
CPUCLK_IN#
CPU_HTREF1
CPU_TEST12
TP_CPU_TEST14TP_CPU_TEST15TP_CPU_TEST16TP_CPU_TEST17
CPU_LDT_REQ#
CPU_TDO
CPU_DBREQ#
CPU_TEST9
CPU_TEST27
CPU_TCKCPU_TMS
CPU_DBREQ#
CPU_TDI
CPU_TRST#CPU_TDI
CPU_DBRDYCPU_TMSCPU_TCK
CPU_TEST20CPU_TEST21
CPU_MEMHOT#CPU_SICCPU_SID
CPU_TEST23
CPU_TEST24
CPUCLK_IN
CPU_TEST25_H
CPU_TEST19
CPU_R_LDT_PWRGDCPU_R_LDT_STOP#
CPU_TEST29HCPU_TEST29L
HDT_RST_R#
CPU_TRST#
CPU_TEST19
CPU_R_LDT_STOP#
CPU_PROCHOT#
CPU_TEST12CPU_TEST23
CPU_TEST20CPU_TEST21
CPU_R_LDT_PWRGD
CPU_THERMTRIP#
TP_CPU_VDDIO_SUS_FB_H
CPU_PROCHOT#
+1.5V_SUS
+1.5V_SUS
+1.5V_RUN
+1.1V_RUN
+2.5V_RUN_VDDA+2.5V_RUN
+1.8V_RUN+3.3V_RUN
+1.5V_SUS+1.5V_SUS
+KBC_PWR+1.5V_SUS
+1.5V_SUS
+1.1V_RUN
+1.5V_RUN
+1.5V_RUN
+1.8V_RUN+3.3V_RUN
+1.5V_SUS
+3.3V_RUN +1.5V_RUN
H_THERMDC 39H_THERMDA 39
CPU_SVC 47CPU_SVD 47
CPU_VDD0_RUN_FB_H47CPU_VDD0_RUN_FB_L47
CPU_LDT_RST#20
CPU_LDT_PWRGD20,42
CPU_CLK#20CPU_CLK20
CPU_VDDNB_RUN_FB_H 47CPU_VDDNB_RUN_FB_L 47
CPU_VDD1_RUN_FB_H47CPU_VDD1_RUN_FB_L47
H_THERMTRIP#21,37,39,42
CPU_PWRGD_SVID_REG47
TALERT#21,39
CPU_SID21
CPU_SIC21
CPU_PROCHOT# 20
CPU_LDT_STOP#13,20
CPU_PROCHOT#_EC37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_Control&Debug_(3/4)Custom
10 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_Control&Debug_(3/4)Custom
10 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_Control&Debug_(3/4)Custom
10 90Thursday, May 27, 2010
<Core Design>
SSID = CPU
to power IC FB
S1G4 not support MEMHOT
1.5V
3.3V
For HDT DBG
2.5V(250mA) for VDDA
For old HDT tool (3.3V level)
CPU_CLK(200MHz)
Close CPU
LYAOUT:ROUTE VDDA TRACE APPROX.50mils WIDE(USE 2X25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.
Cloce To CPU
LAYOUT: Route FBCLKOUT_H/Ldifferentially impedance 80
HDT Connectors
X00
X00
1119
1119
1119
X01
X01
X01
X01
12
R1029300R2J-4-GPDYR1029300R2J-4-GPDY
12
C1002
SC
4D7U
6D3V
3KX
-GP
C1002
SC
4D7U
6D3V
3KX
-GP
12
C1003
SC
D22U
10V2K
X-1G
P
C1003
SC
D22U
10V2K
X-1G
P
12
R1040
10KR
2J-3-GP
R1040
10KR
2J-3-GP
1 2C1005 SC3900P50V2KX-2GPC1005 SC3900P50V2KX-2GP
3
1
2Q1003
PMBS3904-1-GPQ1003
PMBS3904-1-GP
1 2R1011 44D2R2F-GPR1011 44D2R2F-GP
12
EC
1001
SC
D1U
16V2ZY
-2GP
DY
EC
1001
SC
D1U
16V2ZY
-2GP
DY
1 2R1038 0R2J-2-GPDYR1038 0R2J-2-GPDY
1TP1001TP1001
1 2R1008 169R2F-GPR1008 169R2F-GP
3
1
2Q1005PMBS3904-1-GPQ1005PMBS3904-1-GP
12
R1028
2K2R
2J-2-GP
R1028
2K2R
2J-2-GP
1 2R1023
0R0402-PAD
R1023
0R0402-PAD
12
R1033
1KR
2J-1-GP
R1033
1KR
2J-1-GP
12
R1018510R2F-L-GP DYR1018510R2F-L-GP DY
12
R1020510R2F-L-GP
R1020510R2F-L-GP
1TP1003TP1003
1 2R1010 44D2R2F-GPR1010 44D2R2F-GP
12
R10261KR2J-1-GPR10261KR2J-1-GP
1 2R1041 0R2J-2-GPDYR1041 0R2J-2-GPDY
1234 5
678
RN1003
SRN1KJ-4-GP
RN1003
SRN1KJ-4-GP
3
1
2Q1002
PMBS3904-1-GPQ1002
PMBS3904-1-GP
12
R1039
2K2R
2J-2-GP
R1039
2K2R
2J-2-GP
12
R1037
10KR
2J-3-GP
DY
R1037
10KR
2J-3-GP
DY1
2
R1027
8K2R
2J-3-GP
DY
R1027
8K2R
2J-3-GP
DY
1 2R1014 300R2J-4-GPDYR1014 300R2J-4-GPDY1 2R1016 300R2J-4-GPDYR1016 300R2J-4-GPDY
1 TP1002TP1002
1TP1007TP10071TP1006TP1006
12
R1019510R2F-L-GPR1019510R2F-L-GP
12
R1006
1KR
2J-1-GP
R1006
1KR
2J-1-GP
12
C1008
SC
D1U
16V2ZY
-2GP
DY
C1008
SC
D1U
16V2ZY
-2GP
DY
12
C1007
SC
D1U
16V2ZY
-2GP
DY
C1007
SC
D1U
16V2ZY
-2GP
DY
1 234
RN1001SRN300J-3-GPRN1001SRN300J-3-GP
1 2R1009
0R2J-2-GPDY
R1009
0R2J-2-GPDY
VDDAF8VDDAF9
CLKIN_HA9CLKIN_LA8
RESET#B7PWROKA7LDTSTOP#F10LDTREQ#C6
SICAF4SIDAF5ALERT#AE6
HT_REF0R6HT_REF1P6
VDD0_FB_HF6VDD0_FB_LE6
VDD1_FB_HY6VDD1_FB_LAB6
DBRDYG10TMSAA9TCKAC9TRST#AD9TDIAF9
TEST23AD7
TEST18H10TEST19G9
TEST25_HE9TEST25_LE8
TEST21AB8TEST20AF7TEST24AE7TEST22AE8TEST12AC8TEST27AF8
TEST9C2TEST6AA6
RSVD#A3A3RSVD#A5A5RSVD#B3B3RSVD#B5B5RSVD#C1C1
VSS M11RSVD#W18 W18
SVC A6SVD A4
THERMTRIP# AF6PROCHOT# AC7
MEMHOT# AA8
THERMDC W7THERMDA W8
VDDIO_FB_H W9VDDIO_FB_L Y9
VDDNB_FB_H H6VDDNB_FB_L G6
DBREQ# E10
TDO AE9
TEST28_H J7TEST28_L H8
TEST17 D7TEST16 E7TEST15 F7TEST14 C7
TEST7 C3TEST10 K8
TEST8 C4
TEST29_H C9TEST29_L C8
RSVD#H18 H18RSVD#H19 H19RSVD#AA7 AA7
RSVD#D5 D5RSVD#C5 C5
4 OF 6
DANUBE
CPU1D
DANUB
4 OF 6
DANUBE
CPU1D
DANUB
12
R1032
2K2R
2J-2-GP
R1032
2K2R
2J-2-GP
12
R1036
2K2R
2J-2-GP
DY
R1036
2K2R
2J-2-GP
DY
1 2R1001 0R0402-PADR1001 0R0402-PAD
12
R1035
2K2R
2J-2-GP
R1035
2K2R
2J-2-GP
1
3579
11131517192123
2
468101214161820222426
HDT1
SMC-CONN26A-FP
DYHDT1
SMC-CONN26A-FP
DY
3
1
2Q1001
PMBS3904-1-GPQ1001
PMBS3904-1-GP
1 234
RN1005SRN1KJ-7-GPRN1005SRN1KJ-7-GP
12
R1007
300R2J-4-G
P
R1007
300R2J-4-G
P
1 2R1024 80D6R2F-L-GPR1024 80D6R2F-L-GP
1 2R1015
300R2J-4-GP
R1015
300R2J-4-GP
12 3
4RN1004 SRN1KJ-7-GPRN1004 SRN1KJ-7-GP
3
1
2Q1004 PMBS3904-1-GPDYQ1004 PMBS3904-1-GPDY
1 2C1006 SC3900P50V2KX-2GPC1006 SC3900P50V2KX-2GP
1 2R1003 0R0402-PADR1003 0R0402-PAD
12
C1001
SC
180P50V
2JN-1G
P
C1001
SC
180P50V
2JN-1G
P
1 2R1012 300R2J-4-GPDYR1012 300R2J-4-GPDY
1 2R1002 0R0402-PADR1002 0R0402-PAD
12 3
4RN1002 SRN1KJ-7-GPRN1002 SRN1KJ-7-GP
1 2L1001
PBY160808T-330Y-N-GP
L1001
PBY160808T-330Y-N-GP
12
R1034
10KR
2J-3-GP
R1034
10KR
2J-3-GP
1 2R1013 300R2J-4-GPDYR1013 300R2J-4-GPDY
1 2R1021 300R3-GPDYR1021 300R3-GPDY
12
C1004
SC
3300P50V
2KX
-1GP
C1004
SC
3300P50V
2KX
-1GP
12
R1022510R2F-L-GPDYR1022510R2F-L-GPDY
123 4
RN1006SRN1KJ-7-GPRN1006
SRN1KJ-7-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.5V_SUS
+1.5V_SUS
+VDDNB
+VCC_CORE +VCC_CORE
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_Power_(4/4)A3
11 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_Power_(4/4)A3
11 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU_Power_(4/4)A3
11 90Thursday, May 13, 2010
<Core Design>
SSID = CPU
22UF *3
22UF *40.22UF *1 180PF *1 10nF*1
22UF *40.22UF *1 180PF *1 10nF*1
Bottom Side Decoupling Bottom Side Decoupling
Bottom Side Decoupling
Place near to CPU
(36A) for 35W S1G4 VDD
1.5V(3A) for VDDIO
0.9V(4A) for VDDNB
22UF *20.22UF *2 180PF *10.01UF *1 0.1UF *2
0.22UF *4 4.7UF *4 180PF *2
12
C1103
SC22U
6D3V5M
X-2GP
DY
C1103
SC22U
6D3V5M
X-2GP
DY
12
C1130
SC22U
6D3V5M
X-2GP
C1130
SC22U
6D3V5M
X-2GP
12
C1109
SCD
01U16V2KX-3G
P
C1109
SCD
01U16V2KX-3G
P
12
C1101
SC10U
6D3V5KX-1G
P
C1101
SC10U
6D3V5KX-1G
P
12
C1121
SCD
01U16V2KX-3G
P
C1121
SCD
01U16V2KX-3G
P
12
C1120
SCD
1U10V2KX-5G
P
C1120
SCD
1U10V2KX-5G
P
12
C1125
SCD
22U10V3KX-2G
P
C1125
SCD
22U10V3KX-2G
P
12
C1116
SC10U
6D3V5KX-1G
P
C1116
SC10U
6D3V5KX-1G
P
12
C1115
SC22U
6D3V5M
X-2GP
C1115
SC22U
6D3V5M
X-2GP
12
C1105
SC22U
6D3V5M
X-2GP
C1105
SC22U
6D3V5M
X-2GP
12
C1114
SC10U
6D3V5KX-1G
P
C1114
SC10U
6D3V5KX-1G
P
12
C1124
SCD
22U10V3KX-2G
P
C1124
SCD
22U10V3KX-2G
P
12
C1118
SCD
01U16V2KX-3G
P
C1118
SCD
01U16V2KX-3G
P
12
C1133
SCD
22U10V3KX-2G
P
DY
C1133
SCD
22U10V3KX-2G
P
DY
12
C1126
SC4D
7U6D
3V3KX-GP
C1126
SC4D
7U6D
3V3KX-GP
12
C1128
SC4D
7U6D
3V3KX-GP
C1128
SC4D
7U6D
3V3KX-GP
12
C1134
SC180P50V2JN
-1GP
DY
C1134
SC180P50V2JN
-1GP
DY
12
C1107
SC180P50V2JN
-1GP
DY
C1107
SC180P50V2JN
-1GP
DY
12
C1119
SC180P50V2JN
-1GP
DY
C1119
SC180P50V2JN
-1GP
DY
VSSAA4VSSAA11VSSAA13VSSAA15VSSAA17VSSAA19VSSAB2VSSAB7VSSAB9VSSAB23VSSAB25VSSAC11VSSAC13VSSAC15VSSAC17VSSAC19VSSAC21VSSAD6VSSAD8VSSAD25VSSAE11VSSAE13VSSAE15VSSAE17VSSAE19VSSAE21VSSAE23VSSB4VSSB6VSSB8VSSB9VSSB11VSSB13VSSB15VSSB17VSSB19VSSB21VSSB23VSSB25VSSD6VSSD8VSSD9VSSD11VSSD13VSSD15VSSD17VSSD19VSSD21VSSD23VSSD25VSSE4VSSF2VSSF11VSSF13VSSF15VSSF17VSSF19VSSF21VSSF23VSSF25VSSH7VSSH9VSSH21VSSH23VSSJ4
VSS J6VSS J8VSS J10VSS J12VSS J14VSS J16VSS J18VSS K2VSS K7VSS K9VSS K11VSS K13VSS K15VSS K17VSS L6VSS L8VSS L10VSS L12VSS L14VSS L16VSS L18VSS M7VSS M9VSS AC6VSS M17VSS N4VSS N8VSS N10VSS N16VSS N18VSS P2VSS P7VSS P9VSS P11VSS P17VSS R8VSS R10VSS R16VSS R18VSS T7VSS T9VSS T11VSS T13VSS T15VSS T17VSS U4VSS U6VSS U8VSS U10VSS U12VSS U14VSS U16VSS U18VSS V2VSS V7VSS V9VSS V11VSS V13VSS V15VSS V17VSS W6VSS Y21VSS Y23VSS N6
6 OF 6
DANUBE
CPU1F
DANUB
6 OF 6
DANUBE
CPU1F
DANUB
12
C1141
SC10U
6D3V5KX-1G
P
C1141
SC10U
6D3V5KX-1G
P
12
C1106
SCD
1U10V2KX-5G
P
C1106
SCD
1U10V2KX-5G
P
12
C1102
SCD
22U10V3KX-2G
P
C1102
SCD
22U10V3KX-2G
P
12
C1131
SC10U
6D3V5KX-1G
P
C1131
SC10U
6D3V5KX-1G
P
12
C1129
SC4D
7U6D
3V3KX-GP
C1129
SC4D
7U6D
3V3KX-GP
12
C1104
SC10U
6D3V5KX-1G
P
C1104
SC10U
6D3V5KX-1G
P
12
C1108
SC180P50V2JN
-1GP
DY
C1108
SC180P50V2JN
-1GP
DY
12
C1127
SC4D
7U6D
3V3KX-GP
DY
C1127
SC4D
7U6D
3V3KX-GP
DY
VDDG4VDDH2VDDJ9VDDJ11VDDJ13VDDJ15VDDK6VDDK10VDDK12VDDK14VDDL4VDDL7VDDL9VDDL11VDDL13VDDL15VDDM2VDDM6VDDM8VDDM10VDDN7VDDN9VDDN11
VDDNBK16VDDNBM16VDDNBP16VDDNBT16VDDNBV16
VDDIOH25VDDIOJ17VDDIOK18VDDIOK21VDDIOK23VDDIOK25VDDIOL17VDDIOM18VDDIOM21VDDIOM23VDDIOM25VDDION17
VDD P8VDD P10VDD R4VDD R7VDD R9VDD R11VDD T2VDD T6VDD T8VDD T10VDD T12VDD T14VDD U7VDD U9VDD U11VDD U13VDD U15VDD V6VDD V8VDD V10VDD V12VDD V14VDD W4VDD Y2VDD AC4VDD AD2
VDDIO Y25VDDIO V25VDDIO V23VDDIO V21VDDIO V18VDDIO U17VDDIO T25VDDIO T23VDDIO T21VDDIO T18VDDIO R17VDDIO P25VDDIO P23VDDIO P21VDDIO P18
5 OF 6
DANUBE
CPU1E
DANUB
5 OF 6
DANUBE
CPU1E
DANUB12
C1135
SCD
1U10V2KX-5G
P
C1135
SCD
1U10V2KX-5G
P
12
C1112
SC22U
6D3V5M
X-2GP
C1112
SC22U
6D3V5M
X-2GP
12
C1111
SC10U
6D3V5KX-1G
P
C1111
SC10U
6D3V5KX-1G
P
12
C1110
SCD
22U10V3KX-2G
P
C1110
SCD
22U10V3KX-2G
P
12
C1123
SCD
22U10V3KX-2G
P
C1123
SCD
22U10V3KX-2G
P
12
C1117
SC22U
6D3V5M
X-2GP
DY
C1117
SC22U
6D3V5M
X-2GP
DY
12
C1122
SC4D
7U6D
3V3KX-GP
C1122
SC4D
7U6D
3V3KX-GP
12
C1132
SCD
22U10V3KX-2G
P
C1132
SCD
22U10V3KX-2G
P
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HT_RXCALNHT_RXCALP HT_TXCALP
HT_TXCALN
PCE_NCALPCE_PCAL
ALINK_NBTX_SBRX_C_N2ALINK_NBTX_SBRX_C_P2ALINK_NBTX_SBRX_C_N1ALINK_NBTX_SBRX_C_P1
ALINK_NBTX_SBRX_C_P0ALINK_NBTX_SBRX_C_N0
ALINK_NBTX_SBRX_C_N3ALINK_NBTX_SBRX_C_P3
+1.1V_RUN
HT_CPU_NB_CAD_H08
HT_CPU_NB_CAD_L18HT_CPU_NB_CAD_H18HT_CPU_NB_CAD_L08
HT_CPU_NB_CAD_L38HT_CPU_NB_CAD_H38HT_CPU_NB_CAD_L28HT_CPU_NB_CAD_H28
HT_CPU_NB_CAD_H58HT_CPU_NB_CAD_L48HT_CPU_NB_CAD_H48
HT_CPU_NB_CAD_L68HT_CPU_NB_CAD_H68HT_CPU_NB_CAD_L58
HT_CPU_NB_CAD_H88
HT_CPU_NB_CAD_L78HT_CPU_NB_CAD_H78
HT_CPU_NB_CAD_L98HT_CPU_NB_CAD_H98HT_CPU_NB_CAD_L88
HT_CPU_NB_CAD_L118HT_CPU_NB_CAD_H118HT_CPU_NB_CAD_L108HT_CPU_NB_CAD_H108
HT_CPU_NB_CAD_H138HT_CPU_NB_CAD_L128HT_CPU_NB_CAD_H128
HT_CPU_NB_CAD_L148HT_CPU_NB_CAD_H148HT_CPU_NB_CAD_L138
HT_CPU_NB_CAD_L158HT_CPU_NB_CAD_H158
HT_CPU_NB_CLK_L08HT_CPU_NB_CLK_H18HT_CPU_NB_CLK_L18
HT_CPU_NB_CTL_H08HT_CPU_NB_CTL_L08
HT_CPU_NB_CLK_H08
HT_CPU_NB_CTL_H18HT_CPU_NB_CTL_L18
HT_NB_CPU_CLK_L1 8
HT_NB_CPU_CLK_H0 8
HT_NB_CPU_CAD_H0 8
HT_NB_CPU_CLK_H1 8
HT_NB_CPU_CTL_L0 8HT_NB_CPU_CTL_H0 8
HT_NB_CPU_CLK_L0 8
HT_NB_CPU_CAD_L0 8
HT_NB_CPU_CTL_L1 8HT_NB_CPU_CTL_H1 8
HT_NB_CPU_CAD_L2 8HT_NB_CPU_CAD_H2 8HT_NB_CPU_CAD_L1 8HT_NB_CPU_CAD_H1 8
HT_NB_CPU_CAD_H4 8HT_NB_CPU_CAD_L3 8HT_NB_CPU_CAD_H3 8
HT_NB_CPU_CAD_L5 8HT_NB_CPU_CAD_H5 8HT_NB_CPU_CAD_L4 8
HT_NB_CPU_CAD_H7 8HT_NB_CPU_CAD_L6 8HT_NB_CPU_CAD_H6 8
HT_NB_CPU_CAD_L8 8HT_NB_CPU_CAD_H8 8
HT_NB_CPU_CAD_L7 8
HT_NB_CPU_CAD_L10 8HT_NB_CPU_CAD_H10 8HT_NB_CPU_CAD_L9 8HT_NB_CPU_CAD_H9 8
HT_NB_CPU_CAD_H14 8HT_NB_CPU_CAD_L13 8HT_NB_CPU_CAD_H13 8
HT_NB_CPU_CAD_L15 8HT_NB_CPU_CAD_H15 8HT_NB_CPU_CAD_L14 8
HT_NB_CPU_CAD_H12 8HT_NB_CPU_CAD_L11 8HT_NB_CPU_CAD_H11 8
HT_NB_CPU_CAD_L12 8
ALINK_NBRX_SBTX_N020ALINK_NBRX_SBTX_P020
ALINK_NBRX_SBTX_P120ALINK_NBRX_SBTX_N120ALINK_NBRX_SBTX_P220ALINK_NBRX_SBTX_N220ALINK_NBRX_SBTX_P320ALINK_NBRX_SBTX_N320
ALINK_NBTX_SBRX_P0 20ALINK_NBTX_SBRX_N0 20ALINK_NBTX_SBRX_P1 20ALINK_NBTX_SBRX_N1 20ALINK_NBTX_SBRX_P2 20ALINK_NBTX_SBRX_N2 20ALINK_NBTX_SBRX_P3 20ALINK_NBTX_SBRX_N3 20
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_HT LINK&PCIe(1/4)Custom
12 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_HT LINK&PCIe(1/4)Custom
12 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_HT LINK&PCIe(1/4)Custom
12 90Thursday, May 27, 2010
<Core Design>
SSID = N.B
RS880M : 71.RS880.M05
Place < 1000mils from pin C23 and A24 Place < 1000mils from pin B25 and B24
A-LINK
Place < 100mils from pin AC8 and AB8
A-LINK1 2C1242 SCD1U10V2KX-5GPC1242 SCD1U10V2KX-5GP
1 2C1237 SCD1U10V2KX-5GPC1237 SCD1U10V2KX-5GP1 2C1238 SCD1U10V2KX-5GPC1238 SCD1U10V2KX-5GP
1 2R1203 1K27R2F-L-GPR1203 1K27R2F-L-GP
1 2C1241 SCD1U10V2KX-5GPC1241 SCD1U10V2KX-5GP
1 2C1244 SCD1U10V2KX-5GPC1244 SCD1U10V2KX-5GP
1 2C1240 SCD1U10V2KX-5GPC1240 SCD1U10V2KX-5GP
1 2R1201 301R2F-GPR1201 301R2F-GP
1 2C1243 SCD1U10V2KX-5GPC1243 SCD1U10V2KX-5GP
1 2R1204 2KR2F-3-GPR1204 2KR2F-3-GP
SB_TX3P AD5SB_TX3N AE5
GPP_TX2P AA2GPP_TX2N AA1GPP_TX3P Y1GPP_TX3N Y2
SB_RX3PW5SB_RX3NY5
GPP_RX2PAD1GPP_RX2NAD2GPP_RX3PV5GPP_RX3NW6
SB_TX0P AD7SB_TX0N AE7SB_TX1P AE6SB_TX1N AD6
SB_RX0PAA8SB_RX0NY8SB_RX1PAA7SB_RX1NY7
PCE_CALRP AC8PCE_CALRN AB8
SB_TX2N AC6SB_RX2PAA5SB_RX2NAA6 SB_TX2P AB6
GPP_RX0PAE3GPP_RX0NAD4GPP_RX1PAE2GPP_RX1NAD3
GPP_TX0P AC1GPP_TX0N AC2GPP_TX1P AB4GPP_TX1N AB3
GFX_RX0PD4GFX_RX0NC4GFX_RX1PA3GFX_RX1NB3GFX_RX2PC2GFX_RX2NC1GFX_RX3PE5GFX_RX3NF5GFX_RX4PG5GFX_RX4NG6GFX_RX5PH5GFX_RX5NH6GFX_RX6PJ6GFX_RX6NJ5GFX_RX7PJ7GFX_RX7NJ8GFX_RX8PL5GFX_RX8NL6GFX_RX9PM8GFX_RX9NL8GFX_RX10PP7GFX_RX10NM7GFX_RX11PP5GFX_RX11NM5GFX_RX12PR8GFX_RX12NP8GFX_RX13PR6GFX_RX13NR5GFX_RX14PP4GFX_RX14NP3GFX_RX15PT4GFX_RX15NT3
GFX_TX0P A5GFX_TX0N B5GFX_TX1P A4GFX_TX1N B4GFX_TX2P C3GFX_TX2N B2GFX_TX3P D1GFX_TX3N D2GFX_TX4P E2GFX_TX4N E1GFX_TX5P F4GFX_TX5N F3GFX_TX6P F1GFX_TX6N F2GFX_TX7P H4GFX_TX7N H3GFX_TX8P H1GFX_TX8N H2GFX_TX9P J2GFX_TX9N J1
GFX_TX10P K4GFX_TX10N K3GFX_TX11P K1GFX_TX11N K2GFX_TX12P M4GFX_TX12N M3GFX_TX13P M1GFX_TX13N M2GFX_TX14P N2GFX_TX14N N1GFX_TX15P P1GFX_TX15N P2
GPP_TX4P Y4GPP_TX4N Y3GPP_TX5P V1GPP_TX5N V2
GPP_RX4PU5GPP_RX4NU6GPP_RX5PU8GPP_RX5NU7
PART 2 OF 6
PCIE
I/F
GFX
PCIE I/F GPP
PCIE I/F SB
U1B
RS880M-1-GP
PART 2 OF 6
PCIE
I/F
GFX
PCIE I/F GPP
PCIE I/F SB
U1B
RS880M-1-GP
1 2C1239 SCD1U10V2KX-5GPC1239 SCD1U10V2KX-5GP
HT_RXCAD15PU19HT_RXCAD15NU18
HT_RXCAD14PU20HT_RXCAD14NU21
HT_RXCAD13PV21HT_RXCAD13NV20
HT_RXCAD12PW21HT_RXCAD12NW20
HT_RXCAD11PY22HT_RXCAD11NY23
HT_RXCAD10PAA24HT_RXCAD10NAA25
HT_RXCAD9PAB25HT_RXCAD9NAB24
HT_RXCAD8PAC24HT_RXCAD8NAC25
HT_RXCAD7PN24HT_RXCAD7NN25
HT_RXCAD6PP25HT_RXCAD6NP24
HT_RXCAD5PP22HT_RXCAD5NP23
HT_RXCAD4PT25HT_RXCAD4NT24
HT_RXCAD3PU24HT_RXCAD3NU25
HT_RXCAD2PV25HT_RXCAD2NV24
HT_RXCAD1PV22HT_RXCAD1NV23
HT_RXCAD0PY25HT_RXCAD0NY24
HT_RXCLK1PAB23HT_RXCLK1NAA22
HT_RXCLK0PT22HT_RXCLK0NT23
HT_RXCTL0PM22HT_RXCTL0NM23HT_RXCTL1PR21HT_RXCTL1NR20
HT_RXCALPC23HT_RXCALNA24
HT_TXCAD15P P18HT_TXCAD15N M18
HT_TXCAD14P M21HT_TXCAD14N P21
HT_TXCAD13P M19HT_TXCAD13N L18
HT_TXCAD12P L19HT_TXCAD12N J19
HT_TXCAD11P J18HT_TXCAD11N K17
HT_TXCAD10P J20HT_TXCAD10N J21
HT_TXCAD9P G20HT_TXCAD9N H21
HT_TXCAD8P F21HT_TXCAD8N G21
HT_TXCAD7P K23HT_TXCAD7N K22
HT_TXCAD6P K24HT_TXCAD6N K25
HT_TXCAD5P J25HT_TXCAD5N J24
HT_TXCAD4P H23HT_TXCAD4N H22
HT_TXCAD3P F23HT_TXCAD3N F22
HT_TXCAD2P F24HT_TXCAD2N F25
HT_TXCAD1P E24HT_TXCAD1N E25
HT_TXCAD0P D24HT_TXCAD0N D25
HT_TXCLK1P L21HT_TXCLK1N L20
HT_TXCLK0P H24HT_TXCLK0N H25
HT_TXCTL0P M24HT_TXCTL0N M25HT_TXCTL1P P19HT_TXCTL1N R18
HT_TXCALP B24HT_TXCALN B25
PART 1 OF 6
HYP
ER T
RA
NSP
OR
T C
PU I/
F
U1A
RS880M-1-GP
PART 1 OF 6
HYP
ER T
RA
NSP
OR
T C
PU I/
F
U1A
RS880M-1-GP
1 2R1202 301R2F-GPR1202 301R2F-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VGA_VSYNCVGA_HSYNC
NB_SUS_STAT#
NB_SUS_STAT#
+1.8V_VDDA18PCIEPLL
+1.8V_VDDA18HTPLL
+1.8V_VDDA18HTPLL
+1.8V_VDDA18PCIEPLL
DAC_RSET
NB_LDT_STOP#NB_ALLOW_LDTSTOP
NB_ALLOW_LDTSTOP
NB_GFX_CLKNB_GFX_CLK#
TP_NB_DDC_DATA1
TP_NB_DDC_DATA0TP_NB_DDC_CLK0TP_NB_DDC_CLK1
TP_NB_RESERVED
TP_STRP_DATA
RS780_AUX_CAL
TESTMODE_NB
HPDTMDS_HPD
DDC_CLK_CON
VGA_HSYNCVGA_VSYNC
DDC_DATA_CON
PLLVDD18PLLVDD
PLLVDD
PLLVDD18
LCDVDD_EN_RBLON_R
LVDS_BLEN
VDDLT18_R
VDDLTP18_R
NB_GPP_CLKNB_GPP_CLK#
NB_LDT_STOP#
NB_GFX_CLK
NB_GFX_CLK#
+3.3V_RUN
+3.3V_RUN
+1.8V_RUN
+1.8V_RUN
+1.8V_RUN
+3.3V_RUN_AVDD+3.3V_RUN
+1.8V_RUN
+1.1V_RUN
+1.8V_RUN
+3.3V_RUN
+1.8V_RUN
+1.8V_RUN
+1.8V_RUN+1.5V_RUN
SUS_STAT# 21
NB_PWRGD_IN41PLTRST#_NB_GPU20
ALLOW_LDTSTOP20
CLK_NBHT_CLK20CLK_NBHT_CLK#20
NB_GPPSB_CLK#20NB_GPPSB_CLK20
M_BLUE55
VGA_VSYNC55VGA_HSYNC55
DDC_CLK_CON55DDC_DATA_CON55
M_RED55
M_GREEN55
VGA_TXACLK+ 54VGA_TXACLK- 54
VGA_TXAOUT0+ 54VGA_TXAOUT0- 54VGA_TXAOUT1+ 54VGA_TXAOUT1- 54VGA_TXAOUT2+ 54VGA_TXAOUT2- 54
LDDC_CLK54LDDC_DATA54
LBKLT_CTL 54LCDVDD_EN 54
PANEL_BKEN 37
CPU_LDT_STOP#10,20
NB_REFCLK_P20NB_REFCLK_N20
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_LVDS&CRT_(2/4)Custom
13 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_LVDS&CRT_(2/4)Custom
13 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_LVDS&CRT_(2/4)Custom
13 90Thursday, May 27, 2010
<Core Design>
SSID = N.B
RS880M : 71.RS880.M05
TV_OUT
*DEFAULT
Enables debug bus access through memory I/O pads and GPIOs.1 : Disable0 : Enable
STRAP_DEBUG_BUS_GPIO_ENABLE# ( RS880M use VGA_VSYNC)
1 = Memory Side port Not available0 = Memory Side port available
Selects Loading of STRAPS From EEPROM1 : use Default Values0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)
*
*
*
SIDE_PORT_EN# ( RS880M use VGA_HSYNC)
Trace at least 15 milLayout Note
Trace at least 10 mil
ALLOW_LDTSTOP: 1 = LDTSTOP# can be asserted 0 = LDTSTOP# has to be de-asserted
20mA
120mA
20mA
120mA
110mA
4mA
20mA
TV_OUT
UMA: DAC_CLK and DATA with 5V-tolerant.not need level shift
65mA
220 ohm 300mA
15mA
300mA
220 ohm 300mA
X00
X00
X01
X01
-A00
-A00
-A00
-A00
-A00
-A00
1 2R1325
0R0402-PAD
R1325
0R0402-PAD
1 2R1317 0R0402-PADR1317 0R0402-PAD
12
R1305
3KR
2J-2-GP
DY
R1305
3KR
2J-2-GP
DY
1TP1302TP1302
12
R1320
1K8R
2F-GP
R1320
1K8R
2F-GP
1 2R1342
0R0603-PAD-1-GP
R1342
0R0603-PAD-1-GP
1TP1303TP1303
1 2R1332 0R0402-PADR1332 0R0402-PAD
1 2L1308
BLM15AG221SS1D-GP
L1308
BLM15AG221SS1D-GP
12
C1311
SC
1U10V
3KX
-3GP
C1311
SC
1U10V
3KX
-3GP
1 2R1329
0R0603-PAD-1-GP
R1329
0R0603-PAD-1-GP
12
C1309
SC
1U10V
3KX
-3GP
C1309
SC
1U10V
3KX
-3GP
1 2R1328 150R2F-1-GPR1328 150R2F-1-GP
12
R13151KR2J-1-GPR13151KR2J-1-GP
VDDA18HTPLLH17
SYSRESET#D8POWERGOODA10LDTSTOP#C10ALLOW_LDTSTOPC12
REFCLK_P/OSCINE11
PLLVDDA12
HPD D10DDC_CLK0/AUX0PA8 DDC_DATA0/AUX0NB8
THERMALDIODE_P AE8THERMALDIODE_N AD8
I2C_CLKB9
STRP_DATAB10
GFX_REFCLKPT2GFX_REFCLKNT1
GPP_REFCLKPU1GPP_REFCLKNU2
PLLVDD18D14PLLVSSB12
TXOUT_L0P A22TXOUT_L0N B22TXOUT_L1P A21TXOUT_L1N B21TXOUT_L2P B20TXOUT_L2N A20TXOUT_L3P A19
TXOUT_U0P B18
TXOUT_L3N B19
TXOUT_U0N A18TXOUT_U1P A17TXOUT_U1N B17TXOUT_U2P D20TXOUT_U2N D21TXOUT_U3P D18TXOUT_U3N D19
TXCLK_LP B16TXCLK_LN A16TXCLK_UP D16TXCLK_UN D17
VDDLTP18 A13VSSLTP18 B13
C_PrE17YF17COMP_PbF15
REDG18
TMDS_HPD D9I2C_DATAA9
TESTMODE D13
HT_REFCLKNC24 HT_REFCLKPC25
SUS_STAT# D12
GREENE18
BLUEE19
DAC_VSYNCB11 DAC_HSYNCA11
DAC_RSETG14
AVDD1F12AVDD2E12
REDbG17
GREENbF18
AVDDDIF14AVSSDIG15AVDDQH15AVSSQH14
VDDLT18_2 B15VDDLT33_1 A14VDDLT33_2 B14
VSSLT1 C14VSSLT2 D15
VDDLT18_1 A15
VSSLT3 C16VSSLT4 C18VSSLT5 C20
LVDS_DIGON E9LVDS_BLON F7
LVDS_ENA_BL G12
VSSLT6 E20
VDDA18PCIEPLL1D7VDDA18PCIEPLL2E7
BLUEbF19
AUX_CALC8
GPPSB_REFCLKPV4GPPSB_REFCLKNV3
DDC_DATA1/AUX1NA7 DDC_CLK1/AUX1PB7
DAC_SCLF8DAC_SDAE8
REFCLK_NF11
VSSLT7 C22
RESERVEDG11
PART 3 OF 6
PMC
LOC
Ks
PLL
PWR
MIS.
CR
T/TV
OU
TLV
TM
U1C
RS880M-1-GP
PART 3 OF 6
PMC
LOC
Ks
PLL
PWR
MIS.
CR
T/TV
OU
TLV
TM
U1C
RS880M-1-GP
1 2R1324
0R0402-PAD
R1324
0R0402-PAD
12
C1301
SC
22U6D
3V5M
X-2G
P
DY
C1301
SC
22U6D
3V5M
X-2G
P
DY
12
R13112K2R2J-2-GPR13112K2R2J-2-GP
1 TP1311TP1311
12
R13144K7R2J-2-GPR13144K7R2J-2-GP
12
R1304
3KR
2J-2-GP
DY
R1304
3KR
2J-2-GP
DY
1 2R1322 0R2J-2-GPDYR1322 0R2J-2-GPDY
1TP1305TP1305
1 2R1327 150R2F-1-GPR1327 150R2F-1-GP
1TP1307TP1307
1TP1304TP1304
1 2R1308 0R0402-PADR1308 0R0402-PAD
12
C1303
SC
D1U
10V2K
X-5G
P
C1303
SC
D1U
10V2K
X-5G
P
12
C1313
SC
4D7U
6D3V
3KX
-GP
DY
C1313
SC
4D7U
6D3V
3KX
-GP
DY
1 2R1316 0R0402-PADR1316 0R0402-PAD
12
R1302
3KR
2J-2-GP
R1302
3KR
2J-2-GP
12
C1306SCD1U10V2KX-5GPC1306SCD1U10V2KX-5GP
12
R1303
3KR
2J-2-GP
R1303
3KR
2J-2-GP
1 TP1306TP1306
12 3
4RN1301
SRN4K7J-8-GP
RN1301
SRN4K7J-8-GP
12
C1310
SC
D1U
10V2K
X-5G
P
C1310
SC
D1U
10V2K
X-5G
P
12
C1314
SC
D1U
10V2K
X-5G
P
C1314
SC
D1U
10V2K
X-5G
P
1TP1301TP1301
12
C1307SC1U10V3KX-3GPC1307SC1U10V3KX-3GP
12
C1305
SC
D1U
10V2K
X-5G
P
C1305
SC
D1U
10V2K
X-5G
P
1TP1308TP1308
12
R13213KR2J-2-GPDYR13213KR2J-2-GPDY12
3 4
RN1303SRN4K7J-8-GP
RN1303SRN4K7J-8-GP
12
C1302
SC
2D2U
6D3V
3KX
-GP
DY
C1302
SC
2D2U
6D3V
3KX
-GP
DY
1 2R1323
0R0402-PAD
R1323
0R0402-PAD
12
C1308SCD1U10V2KX-5GPC1308SCD1U10V2KX-5GP
1A1GND22A3 2Y 4VCC 51Y 6
U1301
SN74LVC2G07DCKR-GP
U1301
SN74LVC2G07DCKR-GP
12
R13182KR2J-1-GPR13182KR2J-1-GP
12
C1304
SC
2D2U
6D3V
3KX
-GP
DY
C1304
SC
2D2U
6D3V
3KX
-GP
DY
1 2L1305BLM15AG221SS1D-GPL1305BLM15AG221SS1D-GP
1 2R1306715R2F-GP
R1306715R2F-GP
12
C1312
SC
2D2U
6D3V
3KX
-GP
C1312
SC
2D2U
6D3V
3KX
-GP
1 2R1319 150R2F-1-GPR1319 150R2F-1-GP
12
R1309300R2J-4-GP
R1309300R2J-4-GP
1 234
RN1302SRN4K7J-8-GPRN1302SRN4K7J-8-GP
1 2R1331 0R0402-PADR1331 0R0402-PAD
1 2R1326 150R2F-1-GPR1326 150R2F-1-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.8V_RUN +1.1V_RUN
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_SidePort_(3/4)A3
14 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_SidePort_(3/4)A3
14 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_SidePort_(3/4)A3
14 90Thursday, May 13, 2010
<Core Design>
SSID = N.B
15mA26mA
MEM_A0AB12MEM_A1AE16MEM_A2V11MEM_A3AE15MEM_A4AA12MEM_A5AB16MEM_A6AB14MEM_A7AD14MEM_A8AD13MEM_A9AD15MEM_A10AC16MEM_A11AE13MEM_A12AC14MEM_A13Y14
MEM_BA0AD16MEM_BA1AE17MEM_BA2AD17
MEM_RAS#W12MEM_CAS#Y12MEM_WE#AD18MEM_CS#AB13MEM_CKEAB18MEM_ODTV14
MEM_CKPV15MEM_CKNW14
MEM_DM0 W17MEM_DM1/DVO_D8 AE19
MEM_DQS0P/DVO_IDCKP Y17MEM_DQS0N/DVO_IDCKN W18
MEM_DQS1P AD20MEM_DQS1N AE21
MEM_DQ0/DVO_VSYNC AA18MEM_DQ1/DVO_HSYNC AA20
MEM_DQ2/DVO_DE AA19MEM_DQ3/DVO_D0 Y19
MEM_DQ4 V17MEM_DQ5/DVO_D1 AA17MEM_DQ6/DVO_D2 AA15MEM_DQ7/DVO_D4 Y15MEM_DQ8/DVO_D3 AC20MEM_DQ9/DVO_D5 AD19
MEM_DQ10/DVO_D6 AE22MEM_DQ11/DVO_D7 AC18
MEM_DQ12 AB20MEM_DQ13/DVO_D9 AD22
MEM_DQ14/DVO_D10 AC22MEM_DQ15/DVO_D11 AD21
MEM_COMPPAE12MEM_COMPNAD12 MEM_VREF AE18
IOPLLVDD18 AE23
IOPLLVSS AD23
IOPLLVDD AE24
SBD_MEM/DVO_I/F
PAR 4 OF 6U1D
RS880M-1-GP
SBD_MEM/DVO_I/F
PAR 4 OF 6U1D
RS880M-1-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.1V_RUN_VDDHT
+1.1V_RUN_VDDHTRX
+1.8V_RUN
+1.8V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_RUN
+NB_VDDC
+1.1V_RUN
+3.3V_RUN
+1.1V_RUN_VDDPCIE
+1.1V_RUN+NB_VDDC
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_PWR&GD_(4/4)A3
15 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_PWR&GD_(4/4)A3
15 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
AMD-RS880M_PWR&GD_(4/4)A3
15 90Thursday, May 13, 2010
<Core Design>
SSID = N.B
1.1V(0.6A) for VDDHT
20 mils
1.1V(0.7A) for VDDHTRX
1.2V(0.4A) for VDDHTTX
15 mils
1.8V(0.7A) for VDDA18PCIE
40 mils
1.8V(0.01A) for VDD18
Layout Note
40 mils
40 mils
15 mils
+NB_VCORE550 mils
130 mils
Layout Note
1.1V(2.5A) for VDDPCIE
3.3V(0.06A) for VDD33
0.95~1.1V(10A) for VDDC
SPM DIS
SPM DIS
1020 Noise coupling for NB
1207
12
C1531
SCD
1U10V2KX-5G
P
C1531
SCD
1U10V2KX-5G
P
12
C1515
SCD
1U10V2KX-5G
P
C1515
SCD
1U10V2KX-5G
P
12
C1523
SC1U
6D3V2KX-G
P
C1523
SC1U
6D3V2KX-G
P
12
C1501
SC4D
7U6D
3V3KX-GP
C1501
SC4D
7U6D
3V3KX-GP
1 2R15080R3J-0-U-GP
R15080R3J-0-U-GP
1 2R15100R3J-0-U-GP
R15100R3J-0-U-GP
12
C1521
SCD
1U10V2KX-5G
P
DY
C1521
SCD
1U10V2KX-5G
P
DY
1 2R1502
0R0603-PAD-1-GP
R1502
0R0603-PAD-1-GP
12
C1518
SCD
1U10V2KX-5G
P
C1518
SCD
1U10V2KX-5G
P
12
C1512
SCD
1U10V2KX-5G
P
DY
C1512
SCD
1U10V2KX-5G
P
DY
1 2 G1501
GAP-CLOSE-PWR
G1501
GAP-CLOSE-PWR
12
C1525
SCD
1U10V2KX-5G
P
C1525
SCD
1U10V2KX-5G
P
12
C1519
SCD
1U10V2KX-5G
P
DY
C1519
SCD
1U10V2KX-5G
P
DY
12
C1522
SC1U
6D3V2KX-G
P
C1522
SC1U
6D3V2KX-G
P
12
C1506
SCD
1U10V2KX-5G
P
DY
C1506
SCD
1U10V2KX-5G
P
DY
1 2 G1504
GAP-CLOSE-PWR
G1504
GAP-CLOSE-PWR
12
C1526
SC4D
7U6D
3V3KX-GP
C1526
SC4D
7U6D
3V3KX-GP
12
C1516
SCD
1U10V2KX-5G
P
C1516
SCD
1U10V2KX-5G
P
12
C1530
SCD
1U10V2KX-5G
P
C1530
SCD
1U10V2KX-5G
P
12
C1535
SCD
1U10V2KX-5G
P
C1535
SCD
1U10V2KX-5G
P
12
C1510
SC1U
6D3V2KX-G
P
C1510
SC1U
6D3V2KX-G
P
12
C1533
SCD
1U10V2KX-5G
P
C1533
SCD
1U10V2KX-5G
P
12
C1509
SC1U
6D3V2KX-G
P
DY
C1509
SC1U
6D3V2KX-G
P
DY
1 2R15070R3J-0-U-GP
R15070R3J-0-U-GP
12
C1529
SC4D
7U6D
3V3KX-GP
C1529
SC4D
7U6D
3V3KX-GP
VSSAHT1A25VSSAHT2D23VSSAHT3E22VSSAHT4G22VSSAHT5G24VSSAHT6G25VSSAHT7H19VSSAHT8J22VSSAHT9L17VSSAHT10L22VSSAHT11L24VSSAHT12L25VSSAHT13M20VSSAHT14N22VSSAHT15P20VSSAHT16R19VSSAHT17R22VSSAHT18R24VSSAHT19R25
VSSAHT21U22VSSAHT22V19VSSAHT23W22VSSAHT24W24VSSAHT25W25VSSAHT26Y21VSSAHT27AD25
VSS2 D11VSS3 G8VSS4 E14VSS5 E15
VSS7 J12VSS8 K14VSS9 M11
VSS10 L15
VSS11L12VSS12M14VSS13N13VSS14P12VSS15P15VSS16R11VSS17R14VSS18T12VSS19U14VSS20U11VSS21U15VSS22V12VSS23W11VSS24W15VSS25AC12VSS26AA14VSS27Y18VSS28AB11VSS29AB15VSS30AB17VSS31AB19VSS32AE20
VSSAPCIE1 A2VSSAPCIE2 B1VSSAPCIE3 D3VSSAPCIE4 D5VSSAPCIE5 E4VSSAPCIE6 G1VSSAPCIE7 G2VSSAPCIE8 G4VSSAPCIE9 H7
VSSAPCIE10 J4VSSAPCIE11 R7VSSAPCIE12 L1VSSAPCIE13 L2VSSAPCIE14 L4VSSAPCIE15 L7
VSS34K11
VSSAPCIE16 M6VSSAPCIE17 N4VSSAPCIE18 P6VSSAPCIE19 R1VSSAPCIE20 R2VSSAPCIE21 R4VSSAPCIE22 V7VSSAPCIE23 U4VSSAPCIE24 V8VSSAPCIE25 V6VSSAPCIE26 W1VSSAPCIE27 W2VSSAPCIE28 W4VSSAPCIE29 W7VSSAPCIE30 W8VSSAPCIE31 Y6VSSAPCIE32 AA4VSSAPCIE33 AB5VSSAPCIE34 AB1VSSAPCIE35 AB7VSSAPCIE36 AC3VSSAPCIE37 AC4VSSAPCIE38 AE1VSSAPCIE39 AE4VSSAPCIE40 AB2
VSS1 AE14
VSSAHT20H20
VSS33AB21
VSS6 J15
PART 6/6
GR
OU
ND
U1F
RS880M-1-GP
PART 6/6
GR
OU
ND
U1F
RS880M-1-GP
12
C1527
SC4D
7U6D
3V3KX-GP
C1527
SC4D
7U6D
3V3KX-GP
1 2R15090R3J-0-U-GP
R15090R3J-0-U-GP
VDDHT_1J17VDDHT_2K16VDDHT_3L16VDDHT_4M16VDDHT_5P16VDDHT_6R16VDDHT_7T16
VDDHTTX_1AE25VDDHTTX_2AD24VDDHTTX_3AC23VDDHTTX_4AB22VDDHTTX_5AA21VDDHTTX_6Y20VDDHTTX_7W19VDDHTTX_8V18
VDDHTRX_1H18VDDHTRX_2G19VDDHTRX_3F20VDDHTRX_4E21VDDHTRX_5D22
VDD18_1F9VDD18_2G9VDD18_MEM1AE11VDD18_MEM2AD11
VDDA18PCIE_1J10VDDA18PCIE_2P10VDDA18PCIE_3K10
VDDA18PCIE_10Y9VDDA18PCIE_11AA9VDDA18PCIE_12AB9VDDA18PCIE_13AD9VDDA18PCIE_14AE9
VDDA18PCIE_6W9VDDA18PCIE_7H9
VDDPCIE_1 A6VDDPCIE_2 B6VDDPCIE_3 C6VDDPCIE_4 D6VDDPCIE_5 E6VDDPCIE_6 F6VDDPCIE_7 G7VDDPCIE_8 H8VDDPCIE_9 J9
VDDA18PCIE_4M10VDDA18PCIE_5L10
VDDC_1 K12VDDC_2 J14VDDC_3 U16
VDDPCIE_11 M9
VDDC_4 J11VDDC_5 K15
VDDPCIE_10 K9
VDDC_6 M12VDDC_7 L14VDDC_8 L11VDDC_9 M13
VDDC_10 M15VDDC_11 N12VDDC_12 N14VDDC_13 P11VDDC_14 P13VDDC_15 P14VDDC_16 R12VDDC_17 R15VDDC_18 T11VDDC_19 T15VDDC_20 U12VDDC_21 T14
VDD33_1 H11VDD33_2 H12
VDD_MEM1 AE10VDD_MEM2 AA11VDD_MEM3 Y11VDD_MEM4 AD10
VDD_MEM6 AC10VDD_MEM5 AB10
VDDA18PCIE_8T10
VDDC_22 J16
VDDPCIE_12 L9
VDDA18PCIE_9R10
VDDPCIE_13 P9VDDPCIE_14 R9VDDPCIE_15 T9VDDPCIE_16 V9VDDPCIE_17 U9
VDDA18PCIE_15U10
VDDHTRX_6B23VDDHTRX_7A23
VDDHTTX_9U17VDDHTTX_10T17VDDHTTX_11R17VDDHTTX_12P17VDDHTTX_13M17
PART 5/6
POW
ER
U1E
RS880M-1-GP
PART 5/6
POW
ER
U1E
RS880M-1-GP
12
C1503
SCD
1U10V2KX-5G
P
C1503
SCD
1U10V2KX-5G
P 12
C1543
SCD
1U10V2KX-5G
P
DY
C1543
SCD
1U10V2KX-5G
P
DY1 2 G1503
GAP-CLOSE-PWR
G1503
GAP-CLOSE-PWR
12
C1534
SCD
1U10V2KX-5G
P
DY
C1534
SCD
1U10V2KX-5G
P
DY
1 2R15110R3J-0-U-GP
R15110R3J-0-U-GP
1 2R1501
0R0603-PAD-1-GP
R1501
0R0603-PAD-1-GP
12
C1536
SCD
1U10V2KX-5G
P
C1536
SCD
1U10V2KX-5G
P
12
C1532
SCD
1U10V2KX-5G
P
C1532
SCD
1U10V2KX-5G
P
12
C1507
SCD
1U10V2KX-5G
P
C1507
SCD
1U10V2KX-5G
P
12
C1520
SCD
1U10V2KX-5G
P
C1520
SCD
1U10V2KX-5G
P
12
C1505
SC4D
7U6D
3V3KX-GP
C1505
SC4D
7U6D
3V3KX-GP
12
C1544
SCD
1U10V2KX-5G
P
DY
C1544
SCD
1U10V2KX-5G
P
DY1
2
C1517
SCD
1U10V2KX-5G
P
DY
C1517
SCD
1U10V2KX-5G
P
DY
12
C1513
SCD
1U10V2KX-5G
P
C1513
SCD
1U10V2KX-5G
P
12
C1502
SCD
1U10V2KX-5G
P
DY
C1502
SCD
1U10V2KX-5G
P
DY
12
C1511
SC4D
7U6D
3V3KX-GP
C1511
SC4D
7U6D
3V3KX-GP
12
C1528
SC4D
7U6D
3V3KX-GP
DY
C1528
SC4D
7U6D
3V3KX-GP
DY
12
C1524
SCD
1U10V2KX-5G
P
C1524
SCD
1U10V2KX-5G
P
12
C1514
SC4D
7U6D
3V3KX-GP
C1514
SC4D
7U6D
3V3KX-GP
1 2 G1502
GAP-CLOSE-PWR
G1502
GAP-CLOSE-PWR
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
16 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
16 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
16 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
17 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
17 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
17 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
M_A_DQ40M_A_DQ41M_A_DQ42M_A_DQ43
M_A_DQ12M_A_DQ13M_A_DQ14M_A_DQ15
M_A_DM4
M_A_DQS3
M_A_DQ0
M_A_DQ44M_A_DQ45M_A_DQ46M_A_DQ47
M_A_DQ16M_A_DQ17M_A_DQ18M_A_DQ19
M_A_DM5
M_A_DQS4
M_A_DQ48M_A_DQ49M_A_DQ50M_A_DQ51
M_A_DQ20M_A_DQ21M_A_DQ22M_A_DQ23
M_A_DQ1
M_A_DM0
M_A_DM6
M_A_DQS5
M_A_DQ52M_A_DQ53M_A_DQ54M_A_DQ55
M_A_DQ24M_A_DQ25M_A_DQ26M_A_DQ27
M_A_DQ2
M_A_DM1
M_A_DQS6
M_A_DM7
M_A_DQ56M_A_DQ57M_A_DQ58M_A_DQ59
M_A_DQS0
M_A_DQ28M_A_DQ29M_A_DQ30M_A_DQ31
M_A_DQ3
M_A_DQS7
M_A_DM2
M_A_DQ60M_A_DQ61M_A_DQ62M_A_DQ63
M_A_DQ32M_A_DQ33M_A_DQ34M_A_DQ35
M_A_DQS1
M_A_DQ4M_A_DQ5M_A_DQ6M_A_DQ7
M_A_DQ36M_A_DQ37M_A_DQ38M_A_DQ39
M_A_DM3
M_A_DQ8M_A_DQ9M_A_DQ10M_A_DQ11
M_A_DQS2
MEM_MA_ADD0MEM_MA_ADD1MEM_MA_ADD2MEM_MA_ADD3MEM_MA_ADD4MEM_MA_ADD5MEM_MA_ADD6MEM_MA_ADD7MEM_MA_ADD8MEM_MA_ADD9MEM_MA_ADD10MEM_MA_ADD11MEM_MA_ADD12MEM_MA_ADD13MEM_MA_ADD14MEM_MA_ADD15
PM_EXTTS#0
PM_EXTTS#0
+1.5V_SUS
+1.5V_SUS
+3.3V_RUN
+0.75V_DDR_VTT
+V_DDR_REF
+1.5V_SUS
MEM_MA_WE# 9MEM_MA_CAS# 9
DDR3_A_DRAMRST#9
MEM_MA0_ODT09MEM_MA0_ODT19
MEM_MA_CKE0 9MEM_MA_CKE1 9
MEM_MA0_CS#1 9
MEM_MA_CLK0_P 9MEM_MA_CLK0_N 9
MEM_MA_CLK1_P 9MEM_MA_CLK1_N 9
MEM_MA_BANK29
MEM_MA_BANK09MEM_MA_BANK19
MEM_MA_RAS# 9
M_A_DQ[63..0]9
SB_SMBCLK 19,21,76SB_SMBDATA 19,21,76
MEM_MA0_CS#0 9
MEM_MA_ADD[0..15]9
M_A_DM[7..0] 9
M_A_DQS#09M_A_DQS#19M_A_DQS#29M_A_DQS#39M_A_DQS#49M_A_DQS#59M_A_DQS#69M_A_DQS#79
M_A_DQS09M_A_DQS19M_A_DQS29M_A_DQS39M_A_DQS49M_A_DQS59M_A_DQS69M_A_DQS79
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
DDR3-SODIMM1
18 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
DDR3-SODIMM1
18 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
DDR3-SODIMM1
18 90Thursday, May 27, 2010
<Core Design>
Note:If SA0 DIM0 = 0, SA1_DIM0 = 0SO-DIMMA SPD Address is 0xA0SO-DIMMA TS Address is 0x30
If SA0 DIM0 = 1, SA1_DIM0 = 0SO-DIMMA SPD Address is 0xA2SO-DIMMA TS Address is 0x32
SODIMM A DECOUPLING (ONE CAP PER POWER PIN)
Layout Note:Place these Caps nearSO-DIMMA.
H =5.2mm
Place these capsclose to VTT1 andVTT2.
3.5A
18uA
2mA
500mA
62.10017.P41
X01
12
C1809SCD
1U10V2KX-5G
P
C1809SCD
1U10V2KX-5G
P
12
C1815SC10U
10V5ZY-1GP
DYC1815SC
10U10V5ZY-1G
P
DY
12
C1808SCD
1U10V2KX-5G
P
C1808SCD
1U10V2KX-5G
P
12
C1807SCD
1U10V2KX-5G
P
C1807SCD
1U10V2KX-5G
P
12
C1821SCD
1U10V2KX-5G
P
DYC1821SC
D1U
10V2KX-5GP
DY
A098A197
A296A395A492
A591A690
A786A889A985
A10/AP107A1184
A1283A13119A1480
A1578A16/BA279
BA0109BA1108
DQ05
DQ17DQ215DQ317
DQ44DQ56
DQ616DQ718DQ821
DQ923DQ1033
DQ1135DQ1222DQ1324
DQ1434DQ1536
DQ1639DQ1741DQ1851
DQ1953DQ2040
DQ2142DQ2250DQ2352
DQ2457DQ2559
DQ2667DQ2769DQ2856
DQ2958DQ3068
DQ3170DQ32129DQ33131
DQ34141DQ35143
DQ36130DQ37132DQ38140
DQ39142DQ40147
DQ41149DQ42157DQ43159
DQ44146DQ45148
DQ46158DQ47160DQ48163
DQ49165DQ50175
DQ51177DQ52164DQ53166
DQ54174DQ55176
DQ56181DQ57183DQ58191
DQ59193DQ60180
DQ61182DQ62192DQ63194
DQS0#10
DQS1#27DQS2#45DQS3#62
DQS4#135DQS5#152
DQS6#169DQS7#186
DQS012DQS129
DQS247DQS364DQS4137
DQS5154DQS6171
DQS7188
ODT0116
ODT1120
VREF_DQ1
VSS 2
NP1 NP1NP2 NP2
RAS# 110WE# 113
CAS# 115
CS0# 114CS1# 121
CKE0 73CKE1 74
CK0 101CK0# 103
CK1 102
CK1# 104
DM0 11
DM1 28DM2 46
DM3 63DM4 136DM5 153
DM6 170DM7 187
SDA 200SCL 202
VDDSPD 199
SA0 197SA1 201
VREF_CA126
VDD18 124
NC#1 77NC#2 122
NC#/TEST 125
VDD3 81
VDD4 82VDD5 87
VDD6 88VDD7 93VDD8 94
VDD9 99VDD10 100
VDD13 111
VDD14 112VDD15 117
VDD16 118
VSS 3VSS 8VSS 9
VSS 13VSS 14
VSS 19VSS 20VSS 25
VSS 26VSS 31
VSS 32VSS 37VSS 38
VSS 43VSS 44
VSS 48VSS 49VSS 54
VSS 55VSS 60
VSS 61
VDD1 75
VSS 65VSS 66
VSS 71VSS 72
VDD2 76
VDD11 105VDD12 106
VDD17 123
VSS 127VSS 128
VSS 134VSS 133
VSS 138
VSS 139VSS 144VSS 145
VSS 151VSS 150
VSS 155VSS 156VSS 161
VSS 162VSS 167
VSS 168
VSS 173VSS 172
VSS 179VSS 178
VSS 185VSS 184
VSS 189
VSS 190VSS 195
VSS 196
RESET#30
EVENT# 198
VSS 205VSS 206VTT1203
VTT2204
DM1
DDR3-204P-41-GP-U
62.10017.N41
DM1
DDR3-204P-41-GP-U
62.10017.N41
12
C1822
SCD
1U16V2KX-3G
P
DYC1822
SCD
1U16V2KX-3G
P
DY
12
C1816SC10U
10V5ZY-1GP
DYC1816SC
10U10V5ZY-1G
P
DY
12
C1806SCD
1U10V2KX-5G
P
C1806SCD
1U10V2KX-5G
P
1 2R18064K7R2J-2-GP DY R18064K7R2J-2-GP DY
12
C1802
SCD
1U10V2KX-5G
P
C1802
SCD
1U10V2KX-5G
P
12
C1811
SCD
1U10V2KX-5G
P
C1811
SCD
1U10V2KX-5G
P
12
C1805SCD
1U10V2KX-5G
P
C1805SCD
1U10V2KX-5G
P
12
TC1801SE330U2VDM-L-GPTC1801SE330U2VDM-L-GP
12
C1817SC10U
10V5ZY-1GP
DYC1817SC
10U10V5ZY-1G
P
DY
12
C1813SC10U
10V5ZY-1GP
DYC1813SC
10U10V5ZY-1G
P
DY
12
C1814SC10U
10V5ZY-1GP
DYC1814SC
10U10V5ZY-1G
P
DY
12
C1810
SCD
01U50V3KX-4G
P
C1810
SCD
01U50V3KX-4G
P
12
C1820SCD
1U10V2KX-5G
P
C1820SCD
1U10V2KX-5G
P
12
C1804SCD
1U10V2KX-5G
P
C1804SCD
1U10V2KX-5G
P
12
C1801SC22U
6D3V5M
X-2GP
DYC1801SC
22U6D
3V5MX-2G
P
DY
12
C1812SC10U
10V5ZY-1GP
DYC1812SC
10U10V5ZY-1G
P
DY
12
C1819SC4D
7U6D
3V3KX-GP
C1819SC4D
7U6D
3V3KX-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MEM_MB_ADD1
M_B_DQ42M_B_DQ41M_B_DQ40
M_B_DQ43
M_B_DQ14M_B_DQ13M_B_DQ12
M_B_DQ15
M_B_DM4
M_B_DQS3
M_B_DQ0
MEM_MB_ADD2
M_B_DQ46M_B_DQ45M_B_DQ44
M_B_DQ47
M_B_DQ19M_B_DQ18M_B_DQ17M_B_DQ16
M_B_DQS4
M_B_DM5
MEM_MB_ADD3
M_B_DQ51M_B_DQ50M_B_DQ49M_B_DQ48
M_B_DQ23M_B_DQ22M_B_DQ21M_B_DQ20
M_B_DQ1
M_B_DM0
MEM_MB_ADD4
M_B_DQS5
M_B_DM6
M_B_DQ53M_B_DQ52
M_B_DQ24
M_B_DQ55M_B_DQ54
M_B_DQ27M_B_DQ26M_B_DQ25
M_B_DQ2
MEM_MB_ADD5
M_B_DM1
M_B_DM7
M_B_DQS6
M_B_DQ57M_B_DQ56
M_B_DQS0
M_B_DQ59M_B_DQ58
M_B_DQ31M_B_DQ30M_B_DQ29M_B_DQ28
MEM_MB_ADD7MEM_MB_ADD6
MEM_MB_ADD11MEM_MB_ADD10MEM_MB_ADD9MEM_MB_ADD8
M_B_DQ3
M_B_DM2
M_B_DQS7
M_B_DQ63M_B_DQ62M_B_DQ61M_B_DQ60
M_B_DQ33M_B_DQ32
M_B_DQ35M_B_DQ34
M_B_DQS1
MEM_MB_ADD12
MEM_MB_ADD15MEM_MB_ADD14MEM_MB_ADD13
M_B_DQ5M_B_DQ4
M_B_DQ7M_B_DQ6
MEM_MB_ADD0
M_B_DQ39M_B_DQ38M_B_DQ37M_B_DQ36
M_B_DM3
M_B_DQ8
M_B_DQ11M_B_DQ10M_B_DQ9
M_B_DQS2
PM_EXTTS#1
PM_EXTTS#1
+1.5V_SUS
+3.3V_RUN
+0.75V_DDR_VTT
+1.5V_SUS
+1.5V_SUS
+V_DDR_REF
+3.3V_RUN
MEM_MB_WE# 9
MEM_MB0_CS#0 9
DDR3_B_DRAMRST#9
MEM_MB_CAS# 9
MEM_MB0_ODT09MEM_MB0_ODT19
MEM_MB_CKE0 9MEM_MB_CKE1 9
MEM_MB0_CS#1 9
MEM_MB_CLK0_P 9MEM_MB_CLK0_N 9
MEM_MB_CLK1_P 9MEM_MB_CLK1_N 9
MEM_MB_BANK09
MEM_MB_BANK29
MEM_MB_BANK19
MEM_MB_RAS# 9
M_B_DQ[63..0]9
SB_SMBCLK 18,21,76SB_SMBDATA 18,21,76
MEM_MB_ADD[0..15]9
M_B_DM[7..0] 9
M_B_DQS#09
M_B_DQS#29M_B_DQS#19
M_B_DQS#39M_B_DQS#49M_B_DQS#59M_B_DQS#69M_B_DQS#79
M_B_DQS09M_B_DQS19M_B_DQS29M_B_DQS39M_B_DQS49M_B_DQS59M_B_DQS69M_B_DQS79
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
DDR3-SODIMM2
19 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
DDR3-SODIMM2
19 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
DDR3-SODIMM2
19 90Thursday, May 27, 2010
<Core Design>
SO-DIMMB is placed farther fromthe Processor than SO-DIMMA
Place these capsclose to VTT1 andVTT2.
SODIMM B DECOUPLING (ONE CAP PER POWER PIN)
Layout Note:Place these Caps nearSO-DIMMB.
H = 9.2mm
18uA
2mA
3.5A
500mA
62.10017.N61
1 2R19064K7R2J-2-GP DY R19064K7R2J-2-GP DY
12
C1912SC10U
10V5ZY-1GP
DYC1912SC
10U10V5ZY-1G
P
DY
12
C1911SCD
1U10V2KX-5G
P
C1911SCD
1U10V2KX-5G
P
12
C1914SC10U
10V5ZY-1GP
DYC1914SC
10U10V5ZY-1G
P
DY
12
C1905
SCD
1U10V2KX-5G
P
C1905
SCD
1U10V2KX-5G
P
12
C1906SCD
1U10V2KX-5G
P
C1906SCD
1U10V2KX-5G
P
12
C1919SCD
1U10V2KX-5G
P
C1919SCD
1U10V2KX-5G
P
12
C1908SCD
1U10V2KX-5G
P
C1908SCD
1U10V2KX-5G
P
A098A197
A296A395
A492A591A690
A786A889
A985A10/AP107A1184
A1283A13119
A1480A1578A16/BA279
BA0109
BA1108
DQ05
DQ17DQ215
DQ317DQ44DQ56
DQ616DQ718
DQ821DQ923DQ1033
DQ1135DQ1222
DQ1324DQ1434DQ1536
DQ1639DQ1741
DQ1851DQ1953DQ2040
DQ2142DQ2250
DQ2352DQ2457DQ2559
DQ2667DQ2769
DQ2856DQ2958DQ3068
DQ3170DQ32129
DQ33131DQ34141DQ35143
DQ36130DQ37132
DQ38140DQ39142DQ40147
DQ41149DQ42157
DQ43159DQ44146DQ45148
DQ46158DQ47160
DQ48163DQ49165DQ50175
DQ51177DQ52164
DQ53166DQ54174DQ55176
DQ56181DQ57183
DQ58191DQ59193DQ60180
DQ61182DQ62192
DQ63194
DQS0#10
DQS1#27DQS2#45
DQS3#62DQS4#135DQS5#152
DQS6#169DQS7#186
DQS012DQS129
DQS247DQS364
DQS4137DQS5154DQS6171
DQS7188
ODT0116ODT1120
VREF_DQ1
VSS 2
NP1 NP1NP2 NP2
RAS# 110
WE# 113CAS# 115
CS0# 114CS1# 121
CKE0 73CKE1 74
CK0 101
CK0# 103
CK1 102
CK1# 104
DM0 11DM1 28DM2 46
DM3 63DM4 136
DM5 153DM6 170DM7 187
SDA 200
SCL 202
VDDSPD 199
SA0 197SA1 201
VREF_CA126
VDD18 124
NC#1 77
NC#2 122NC#/TEST 125
VDD3 81VDD4 82VDD5 87
VDD6 88VDD7 93
VDD8 94VDD9 99
VDD10 100
VDD13 111VDD14 112VDD15 117
VDD16 118
VSS 3VSS 8
VSS 9VSS 13VSS 14
VSS 19VSS 20
VSS 25VSS 26VSS 31
VSS 32VSS 37
VSS 38VSS 43VSS 44
VSS 48VSS 49
VSS 54VSS 55VSS 60
VSS 61
VDD1 75
VSS 65
VSS 66VSS 71VSS 72
VDD2 76
VDD11 105VDD12 106
VDD17 123
VSS 127VSS 128
VSS 134VSS 133
VSS 138
VSS 139VSS 144
VSS 145
VSS 151VSS 150
VSS 155VSS 156
VSS 161VSS 162VSS 167
VSS 168
VSS 173VSS 172
VSS 179VSS 178
VSS 185VSS 184
VSS 189VSS 190VSS 195
VSS 196
RESET#30
EVENT# 198
VSS 205
VSS 206VTT1203
VTT2204
DM2
DDR3-204P-40-GP-U
62.10017.N11
DM2
DDR3-204P-40-GP-U
62.10017.N11
12
C1917SC10U
10V5ZY-1GP
DYC1917SC
10U10V5ZY-1G
P
DY
12
C1901SC22U
6D3V5M
X-2GP
DYC1901SC
22U6D
3V5MX-2G
P
DY
12
C1910SCD
1U10V2KX-5G
P
C1910SCD
1U10V2KX-5G
P
12
C1913SC10U
10V5ZY-1GP
DYC1913SC
10U10V5ZY-1G
P
DY
12
C1916SC10U
10V5ZY-1GP
DYC1916SC
10U10V5ZY-1G
P
DY
12
C1902
SCD
1U10V2KX-5G
P
C1902
SCD
1U10V2KX-5G
P
12
C1904
SCD
01U50V3KX-4G
P
C1904
SCD
01U50V3KX-4G
P
12
C1907SCD
1U10V2KX-5G
P
C1907SCD
1U10V2KX-5G
P
12
C1915SC10U
10V5ZY-1GP
DYC1915SC
10U10V5ZY-1G
PDY
12
C1920SCD
1U10V2KX-5G
P
DYC1920SC
D1U
10V2KX-5GP
DY
12
C1909SCD
1U10V2KX-5G
P
C1909SCD
1U10V2KX-5G
P
12
C1918SC4D
7U6D
3V3KX-GP
C1918SC4D
7U6D
3V3KX-GP
12
C1921
SCD
1U16V2KX-3G
P
DYC1921
SCD
1U16V2KX-3G
P
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ALINK_NBRX_SBTX_C_N3
ALINK_NBRX_SBTX_C_P1
ALINK_NBRX_SBTX_C_N2ALINK_NBRX_SBTX_C_P2
ALINK_NBRX_SBTX_C_P3
ALINK_NBRX_SBTX_C_P0ALINK_NBRX_SBTX_C_N0
ALINK_NBRX_SBTX_C_N1
A_RST#_RA_RST#
SB_PCIE_CALRPSB_PCIE_CALRN
OSC_CLK
TP_LPC_LDRQ0#TP_LPC_LDRQ1#
32K_X1
32K_X2_R
32K_X2_R 32K_X2
32K_X1
25M_X1
25M_X2INTRUDER_ALERT#
SB_GPIO42
SB_GPIO46
RTC_CLK
PCIE_RST#_SB
PLTRST#
A_RST#
PCI_RST#
25M_X1
25M_X2
SB_PCIE_CLK#SB_PCIE_CLK
PCI_CLK3
PCIE_RST#_SB
SB_GPIO28SB_GPIO29
DISP_CLKP_RDISP_CLKN_R
CLK_NBHT_CLK_RCLK_NBHT_CLK#_R
CPU_HT_CLKCPU_HT_CLK#
CLK_MINI1_RCLK_MINI1#_R
LAN_CLK_RLAN_CLK#_R
CLK_NB_GFX_SBCLK_NB_GFX#_SB
LPC_LAD0_R
PCI_CLK3_R
LPC_LAD1_R
LPC_LAD3_RLPC_LAD2_R
PCIE_C_TXP0PCIE_C_TXN0
PCIE_C_TXP1PCIE_C_TXN1
+1.1V_RUN_PCIE_VDDR
+3.3V_ALW
+RTC_CELL
+3.3V_RUN+3.3V_ALW
ALINK_NBTX_SBRX_P312ALINK_NBTX_SBRX_N212ALINK_NBTX_SBRX_P212
ALINK_NBTX_SBRX_P012
ALINK_NBTX_SBRX_N312
ALINK_NBTX_SBRX_P112ALINK_NBTX_SBRX_N012
ALINK_NBTX_SBRX_N112
ALINK_NBRX_SBTX_N012
ALINK_NBRX_SBTX_P212ALINK_NBRX_SBTX_N112ALINK_NBRX_SBTX_P112
ALINK_NBRX_SBTX_N312ALINK_NBRX_SBTX_P312ALINK_NBRX_SBTX_N212
ALINK_NBRX_SBTX_P012
CPU_LDT_STOP# 10,13
ALLOW_LDTSTOP 13
LPC_LFRAME# 37,70
LPC_LAD0 37LPC_LAD1 37LPC_LAD2 37LPC_LAD3 37
PCLK_KBC 24,37LPCCLK1 24
INT_SERIRQ 37
CPU_PROCHOT# 10
RTC_CLK 39
PLTRST#_EC 37
PLTRST#_NB_GPU 13
PCI_CLK2 24PCI_CLK1 24
PCLK_FWH 24
VDDR_SEL 24,51PCI_AD25 24PCI_AD26 24PCI_AD27 24
PCI_AD23 24
PCI_CLK3 24,70
PM_CLKRUN# 37
CPU_LDT_RST# 10
CPU_LDT_PWRGD 10,42
RTCCLK_KBC 37
PLTRST#_LAN_WLAN 70,76
SB_GPIO_A_RST#21
SB_GPIO_PCIE_RST#21
NB_GPPSB_CLK13NB_GPPSB_CLK#13
NB_REFCLK_P13NB_REFCLK_N13
CLK_NBHT_CLK13CLK_NBHT_CLK#13
CPU_CLK10CPU_CLK#10
CLK_PCIE_MINI1#76CLK_PCIE_MINI176
CLK_PCIE_LAN#76CLK_PCIE_LAN76
CLK_48M_CARD32
LPC_LAD0_R 70LPC_LAD1_R 70LPC_LAD2_R 70LPC_LAD3_R 70
PCIE_TXP076PCIE_TXN076
PCIE_TXP176PCIE_TXN176
PCIE_RXN076PCIE_RXP076PCIE_RXN176PCIE_RXP176
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_PCIE&PCI_(1/5)A3
20 90Thursday, May 27, 2010
Main Source
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_PCIE&PCI_(1/5)A3
20 90Thursday, May 27, 2010
Main Source
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_PCIE&PCI_(1/5)A3
20 90Thursday, May 27, 2010
Main Source
SSID = S.BSB700 A12 : 71.SB820.M02
Place R <100mils form pins AD29,AD28
LPC Bus Routing first connects to MINICARD then connects to KBC
1'nd 73.01G08.DHG2'nd 73.01G08.L04
STRAP PIN
KBC
NB
1nd 82.30020.8512nd 82.30020.791
LAN
WLAN
LAN
WLAN
NOTE: SB8XX ONLY SUPPORTS 2 GPPPORT 2 AND 3 IS NOT SUPPORTED. (From CRB)
placed CAP closed SB820M
1'nd 73.01G08.DHG2'nd 73.01G08.L04
X01
X01
X01
X01
X01
X01
X02
12 3
4RN2003
SRN0J-6-GPRN2003
SRN0J-6-GP
1 2C2003 SCD1U10V2KX-5GPC2003 SCD1U10V2KX-5GP
1 2R2019 22R2J-2-GPR2019 22R2J-2-GP
12
C2017
SCD
1U10V2KX-5G
P
DY
C2017
SCD
1U10V2KX-5G
P
DY
1234 5
678
RN2009 SRN33J-4-GPRN2009 SRN33J-4-GP
1 2 C2020SCD1U10V2KX-5GP C2020SCD1U10V2KX-5GP
12EC
2002
SC10
P50V
2JN
-4G
P
DY
EC20
02SC
10P5
0V2J
N-4
GP
DY
12 3
4RN2002
SRN22-3-GPRN2002
SRN22-3-GP
1 2C2007 SCD1U10V2KX-5GPC2007 SCD1U10V2KX-5GP
1 TP2010TP2010
12 3
4RN2001
SRN0J-6-GPRN2001
SRN0J-6-GP
1TP2006TP2006
12R202533R2J-2-GP R202533R2J-2-GP
1TP2013TP2013
1 2R2005 0R0402-PADR2005 0R0402-PAD
1 2C2004 SCD1U10V2KX-5GPC2004 SCD1U10V2KX-5GP
1 2 C2019SCD1U10V2KX-5GP C2019SCD1U10V2KX-5GP1 2 C2018SCD1U10V2KX-5GP C2018SCD1U10V2KX-5GP
A_RST#L1
A_RX2PAC24A_RX2NAC25A_RX3PAB25
A_TX3NAB27 A_TX3PAB26 A_TX2NAB28 A_TX2PAB29
A_RX1PAD25A_RX1NAD24
A_RX0PAE24A_RX0NAE23
A_TX1NAC29 A_TX1PAC28 A_TX0NAD27 A_TX0PAD26
PCIE_RCLKP/NB_LNK_CLKPM23PCIE_RCLKN/NB_LNK_CLKNP23
PCIE_CALRPAD29PCIE_CALRNAD28
GPP_CLK1NN28
VDDBT_RTC_G B1
GPP_CLK0NL28
GPP_CLK2PM29
CPU_HT_CLKNT21
GPP_CLK2NM28
SLT_GFX_CLKPV23
CPU_HT_CLKPV21
PCICLK0 W2PCICLK1/GPO36 W1PCICLK2/GPO37 W3PCICLK3/GPO38 W4
PCIRST# V2
CBE0# AA8CBE1# AD5CBE2# AD8CBE3# AA10
FRAME# AE8DEVSEL# AB9
IRDY# AJ3TRDY# AE7
PAR AC5STOP# AF5PERR# AE6
REQ0# AE11REQ1#/GPIO40 AH5
REQ2#/CLK_REQ8#/GPIO41 AH4REQ3#/CLK_REQ5#/GPIO42 AC12
GNT0# AD12GNT1#/GPO44 AJ5GNT2#/GPO45 AH6
GNT3#/CLK_REQ7#/GPIO46 AB12
SERR# AE4
CLKRUN# AB11
LAD0 J27LAD1 J26LAD2 H29LAD3 H28
LFRAME# G28LDRQ0# J25
SERIRQ/GPIO48 AB19
PCICLK4/14M_OSC/GPO39 Y1
LPCCLK0 H24LPCCLK1 H25
AD0/GPIO0 AA1AD1/GPIO1 AA4AD2/GPIO2 AA3AD3/GPIO3 AB1AD4/GPIO4 AA5AD5/GPIO5 AB2AD6/GPIO6 AB6AD7/GPIO7 AB5AD8/GPIO8 AA6AD9/GPIO9 AC2
AD10/GPIO10 AC3
AD12/GPIO12 AC1AD13/GPIO13 AD1AD14/GPIO14 AD2AD15/GPIO15 AC6AD16/GPIO16 AE2AD17/GPIO17 AE1AD18/GPIO18 AF8AD19/GPIO19 AE3AD20/GPIO20 AF1AD21/GPIO21 AG1AD22/GPIO22 AF2AD23/GPIO23 AE9AD24/GPIO24 AD9AD25/GPIO25 AC11AD26/GPIO26 AF6AD27/GPIO27 AF4AD28/GPIO28 AF3AD29/GPIO29 AH2AD30/GPIO30 AG2AD31/GPIO31 AH3
AD11/GPIO11 AC4
LDRQ1#/CLK_REQ6#/GPIO49 AA18
GPP_CLK1PN29
RTCCLK D2
A_RX3NAB24
INTE#/GPIO32 AJ6INTF#/GPIO33 AG6INTG#/GPIO34 AG4INTH#/GPIO35 AJ4
LOCK# AD7
NB_HT_CLKPT26
GPP_CLK3NV25
INTRUDER_ALERT# B2
NB_DISP_CLKPU29
14M_25M_48M_OSCL25
GPP_CLK0PL29
NB_HT_CLKNT27
SLT_GFX_CLKNT23
GPP_CLK3PT25
25M_X1L26
25M_X2L27
NB_DISP_CLKNU28
GPP_CLK4PL24GPP_CLK4NL23
GPP_CLK5PP25GPP_CLK5NM25
GPP_CLK6PP29GPP_CLK6NP28
GPP_CLK7PN26GPP_CLK7NN27
GPP_CLK8PT29GPP_CLK8NT28
GPP_TX0PAA28GPP_TX0NAA29GPP_TX1PY29GPP_TX1NY28GPP_TX2PY26GPP_TX2NY27GPP_TX3PW28GPP_TX3NW29
GPP_RX0PAA22GPP_RX0NY21GPP_RX1PAA25GPP_RX1NAA24GPP_RX2PW23GPP_RX2NV24GPP_RX3PW24GPP_RX3NW25
PCIE_RST#P1
ALLOW_LDTSTP/DMA_ACTIVE# G21
LDT_RST# J24
32K_X1 C1
32K_X2 C2
PROCHOT# H21
LDT_STP# G22LDT_PG K19
PCI E
XPRE
SS IN
TERF
ACES
Part 1 of 5
PCI I
NTER
FACE
LPC
RTC
PCI C
LKS
CLO
CK G
ENER
ATO
R
CPU
U2A
SB820M-1-GP
PCI E
XPRE
SS IN
TERF
ACES
Part 1 of 5
PCI I
NTER
FACE
LPC
RTC
PCI C
LKS
CLO
CK G
ENER
ATO
R
CPU
U2A
SB820M-1-GP
1 2R2007 2KR2F-3-GPR2007 2KR2F-3-GP
1 2C2008 SCD1U10V2KX-5GPC2008 SCD1U10V2KX-5GP
12 3
4RN2006
SRN0J-6-GPRN2006
SRN0J-6-GP
1 2R2018 10R2J-2-GPR2018 10R2J-2-GP
1 2R2017 1MR2J-1-GPR2017 1MR2J-1-GP
12
C2015SC12P50V2JN-3GPC2015SC12P50V2JN-3GP
12R2028
0R2J-2-GPDY
R2028
0R2J-2-GPDY
12
C2013SC150P50V2KX-GPC2013SC150P50V2KX-GP
1 TP2011TP2011
12
R202610KR2J-3-GPR202610KR2J-3-GP
1 2R2016
0R0402-PAD
R2016
0R0402-PAD
1TP2005TP2005
12 3
4RN2005
SRN0J-6-GPRN2005
SRN0J-6-GP
1 2C2005 SCD1U10V2KX-5GPC2005 SCD1U10V2KX-5GP
A1
B2
GND3 Y 4
VCC 5
U2002SNLVC1G08DCKRG4-GP
DY
U2002SNLVC1G08DCKRG4-GP
DY
12 3
4
RN2008SRN22-3-GPRN2008SRN22-3-GP
1 2R2008 0R0402-PADR2008 0R0402-PAD
1 TP2004TP2004
12 3
4RN2004
SRN0J-6-GPRN2004
SRN0J-6-GP1 2R20210R0402-PADR20210R0402-PAD
1TP2007TP2007
1 2R2024 22R2J-2-GPR2024 22R2J-2-GP
12
R201420MR3-GP
R201420MR3-GP
1TP2012TP2012
1 2R2002 590R2F-GPR2002 590R2F-GP
1 2R2009 22R2J-2-GPR2009 22R2J-2-GP
1 234
X2002X-32D768KHZ-38GPU
X2002X-32D768KHZ-38GPU
1 2C2002 SCD1U10V2KX-5GPC2002 SCD1U10V2KX-5GP
1 2C2009 SCD1U10V2KX-5GPC2009 SCD1U10V2KX-5GP
12
C2010
SCD
1U10V2KX-4G
P
DY
C2010
SCD
1U10V2KX-4G
P
DY
12
C2014SC12P50V2JN-3GP
C2014SC12P50V2JN-3GP
1 2
C2012SC18P50V2JN-1-GP
C2012SC18P50V2JN-1-GP
1 TP2003TP2003
A1
B2
GND3 Y 4
VCC 5
U2001SNLVC1G08DCKRG4-GP
DY
U2001SNLVC1G08DCKRG4-GP
DY
1TP2008TP2008
1 2
C2011SC18P50V2JN-1-GP
C2011SC18P50V2JN-1-GP
1 2C2006 SCD1U10V2KX-5GPC2006 SCD1U10V2KX-5GP
1 2X2001
XTAL-25MHZ-102-GP
X2001
XTAL-25MHZ-102-GP
1 2 C2021SCD1U10V2KX-5GP C2021SCD1U10V2KX-5GP
1 2C2001 SC150P50V2KX-GPC2001 SC150P50V2KX-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB_RCOMP
USB_PP3USB_PN3
GBE_COLGBE_CRS
GBE_MDIO
GBE_RXERR
GBE_PHY_INTR
GBE_CRSGBE_COL
GBE_RXERR
GBE_MDIO
GPO160SPI_CS2#
USB_OC#2_3USB_OC#0_1
SB_TEST2SB_TEST1
SIO_EXT_WAKE#
SMB_CLKSMB_DATA
SIO_EXT_SCI#
PCIE_WAKE#
SB_TEST1
SB_TEST0
SB_TEST2
SIO_EXT_SMI#
KBC_RSMRST#
PM_RSMRST#_R
SDA0
SB_SMBDATASB_SMBCLK
SMB_CLKSMB_DATA
GEVENT7#
ACZ_RST#_RACZ_SYNC_R
SB_SDIN_CODEC
ACZ_BIT_CLK
USB_48M_CLK
SCL2SDA2
SCL2SDA2
TP_SB_GPIO64TP_SB_GPIO63
TP_SB_GPIO63TP_SB_GPIO64
TP_DEBUG_DATTP_DEBUG_CLK
TP_JTAG_TDOTP_JTAG_TCK
USB_OC#2_3USB_OC#0_1
SB_OSCIN
USB_OC7#USB_OC6#
USB_OC4#
PM_RSMRST#_R
SB_GPIO_A_RST#_R
TP_USB_PP5TP_USB_PN5
TP_USB_PP8TP_USB_PN8
SB_GPIO_PCIE_RST#_R
TALERT#
SP_VRAM_SEL
TALERT#
GBE_PHY_INTR
TP_PCI_PME#
PM_PWRBTN#_R
SYS_RESET#
ACZ_BIT_CLK
SB_GPIO51
SB_THERMTRIP#SB_THERMTRIP#
SCL0
SB_TEST0
SP_VRAM_SEL
MINI1_CLK_REQ#
MINI1_CLK_REQ#
SIO_RCIN#
+3.3V_ALW
+3.3V_ALW
+3.3V_RUN
USB_PN11 54USB_PP11 54
USB_PN10 32USB_PP10 32
USB_PN9 73USB_PP9 73
USB_PN4 76USB_PP4 76
USB_PN2 76USB_PP2 76
SB_GPO200 24SB_GPO199 24
CPU_SID 10CPU_SIC 10
USB_OC#2_363USB_OC#0_163
SIO_A20GATE37SIO_RCIN#37SIO_EXT_SCI#37
PM_PWRBTN#37
PM_SLP_S3#37,41,42,49,50,52,54PM_SLP_S5#37,49
SB_PWRGD41
SIO_EXT_SMI#37
PCIE_WAKE#76
NB_PWRGD41
KBC_RSMRST#37
ACZ_SPKR30SB_SMBCLK18,19,76SB_SMBDATA18,19,76
SB_AZ_CODEC_RST#30
SB_AZ_CODEC_SDOUT30
SB_AZ_CODEC_SYNC30
SB_AZ_CODEC_BITCLK30
SB_SDIN_CODEC30
H_THERMTRIP#10,37,39,42
SIO_EXT_WAKE#37
SUS_STAT#13
ACZ_SDATAOUT_R24
USB_PN0 63USB_PP0 63
USB_PN1 63USB_PP1 63TALERT#10,39
SB_GPIO_PCIE_RST#20SB_GPIO_A_RST#20
MINI1_CLK_REQ#76
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_USB&GPIO_(2/5)Custom
21 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_USB&GPIO_(2/5)Custom
21 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_USB&GPIO_(2/5)Custom
21 90Thursday, May 27, 2010
<Core Design>
SSID = S.B
13 RESERVED
USB2 (I/O Board)
12 RESERVED
10
0
11
USB3
Pair
4
USB
5
2
3
1
Device
RESERVED6
7
8
9
RESERVED
BLUETOOTH
USB1
CARD READER
RESERVED
CAMERA
WLAN
EC Not Implemented
Strap Pin / define to use LPC or SPI ROM
GbE Controller Not Enabled
EC Not Implemented
not use
RESERVED
Not use
JTAG_RST#JTAG_TDI
Close SB
X00
SBD DDR RESET
1130
X01
RESERVED
1 2 R211810KR2J-3-GPDY R211810KR2J-3-GPDY
1 2R21110R0402-PADR21110R0402-PAD
1234 5
678
RN2102
SRN10KJ-6-GP
RN2102
SRN10KJ-6-GP
1TP2118TP21181 TP2143TP2143
1TP2144TP2144
1 2R212410KR2J-3-GP
R212410KR2J-3-GP
1TP2117TP2117
1 TP2115TP2115
1 2 R213510KR2J-3-GP
R213510KR2J-3-GP
1 2 R21122K2R2J-2-GPDY R21122K2R2J-2-GPDY
1 2 R21271KR2J-1-GPDY R21271KR2J-1-GPDY
1 2R21060R0402-PAD R21060R0402-PAD
1 TP2134TP2134
1 2 R211310KR2J-3-GPR211310KR2J-3-GP
1TP2137TP2137
1 2R2126 0R0402-PADR2126 0R0402-PAD
1TP2116TP2116
1 2 33R2J-2-GPR2120 33R2J-2-GPR2120
1 2 R21344K7R2J-2-GP
R21344K7R2J-2-GP
1TP2139TP2139
1 2 33R2J-2-GPR2121 33R2J-2-GPR2121
1 2 R211610KR2J-3-GPDY R211610KR2J-3-GPDY
1 TP2145TP2145
1TP2131TP2131
1TP2132TP2132
USBCLK/14M_25M_48M_OSC A10
USB_OC6#/IR_TX1/GEVENT6#D1
USB_HSD5P D16USB_HSD5N C16
USB_HSD4P B14USB_HSD4N A14
USB_HSD3P E18USB_HSD3N E16
USB_HSD2P J16USB_HSD2N J18
USB_HSD1P B17USB_HSD1N A17
USB_HSD0P A16USB_HSD0N B16
USB_OC4#/IR_RX0/GEVENT16#D4USB_OC3#/AC_PRES/TDO/GEVENT15#E8
USB_OC1#/TDI/GEVENT13#E7 USB_OC2#/TCK/GEVENT14#F7
USB_HSD7P G12USB_HSD7N G14
USB_HSD6P G16USB_HSD6N G18
USB_OC0#/TRST#/GEVENT12#F8
DDR3_RST#/GEVENT7#H4
CLK_REQ4#/SATA_IS0#/GPIO64AD19
AZ_SDIN3/GPIO170M4
PCI_PME#/GEVENT4#J2RI#/GEVENT22#K1
SLP_S3#F1SLP_S5#H1PWR_BTN#F2PWR_GOODH5SUS_STAT#G6
GBE_LED1/GEVENT9#D7 GBE_LED0/GPIO183D5
GA20IN/GEVENT0#AD21KBRST#/GEVENT1#AE21
THRMTRIP#/SMBALERT#/GEVENT2#J6
LPC_PME#/GEVENT3#K2LPC_SMI#/GEVENT23#J29GEVENT5#H2SYS_RESET#/GEVENT19#J1WAKE#/GEVENT8#H6
RSMRST#G1
CLK_REQ3#/SATA_IS1#/GPIO63AA16
NB_PWRGDAC19
SMARTVOLT1/SATA_IS2#/GPIO50AB21
SMARTVOLT2/SHUTDOWN#/GPIO51AJ21
SPKR/GPIO66AF19SCL0/GPIO43AD22SDA0/GPIO47AE22
CLK_REQ2#/FANIN4/GPIO62AH21CLK_REQ1#/FANOUT4/GPIO61AB18
GBE_CRST4 GBE_COLT1
AZ_SYNCN2
USB_HSD9P A13USB_HSD9N B13
USB_HSD8P D13USB_HSD8N C13
IR_LED#/LLB#/GPIO184E1
IR_RX1/GEVENT20#F3
USB_OC5#/IR_TX0/GEVENT17#E4
BLINK/USB_OC7#/GEVENT18#H3
SCL1/GPIO227F5SDA1/GPIO228F4
CLK_REQ0#/SATA_IS3#/GPIO60AC18
AZ_SDIN2/GPIO169M1
AZ_SDIN0/GPIO167L2
SATA_IS4#/FANOUT3/GPIO55AF20SATA_IS5#/FANIN3/GPIO59AE19
USB_FSD1P/GPIO186 J10USB_FSD1N H11
USB_FSD0P/GPIO185 H9USB_FSD0N J8
USB_HSD11P E14USB_HSD11N E12
USB_HSD10P J12USB_HSD10N J14
KSO_17/GPIO226 B22
EC_PWM0/EC_TIMER0/GPIO197 F25
SCL2/GPIO193 D25SDA2/GPIO194 F23
SCL3_LV/GPIO195 B26SDA3_LV/GPIO196 E26
EC_PWM1/EC_TIMER1/GPIO198 E22EC_PWM2/EC_TIMER2/GPIO199 F22EC_PWM3/EC_TIMER3/GPIO200 E21
KSI_0/GPIO201 G24KSI_1/GPIO202 G25KSI_2/GPIO203 E28KSI_3/GPIO204 E29KSI_4/GPIO205 D29KSI_5/GPIO206 D28KSI_6/GPIO207 C29KSI_7/GPIO208 C28
PS2_DAT/SDA4/GPIO187E23PS2_CLK/SCL4/GPIO188E24SPI_CS2#/GBE_STAT2/GPIO166F21FC_RST#/GPO160G29
PS2KB_DAT/GPIO189D27PS2KB_CLK/GPIO190F28PS2M_DAT/GPIO191F29PS2M_CLK/GPIO192E27
KSO_16/GPIO225 A22
KSO_0/GPIO209 B28KSO_1/GPIO210 A27KSO_2/GPIO211 B27KSO_3/GPIO212 D26KSO_4/GPIO213 A26KSO_5/GPIO214 C26KSO_6/GPIO215 A24KSO_7/GPIO216 B25KSO_8/GPIO217 A25KSO_9/GPIO218 D24
KSO_10/GPIO219 B24KSO_11/GPIO220 C24KSO_12/GPIO221 B23KSO_13/GPIO222 A23KSO_14/GPIO223 D22KSO_15/GPIO224 C22
USB_HSD13P B12USB_HSD13N A12
USB_HSD12P F11USB_HSD12N E11
GBE_TXD2P9 GBE_TXD3M5
GBE_MDCKL6GBE_MDIOL5GBE_RXCLKT9
AZ_BITCLKM3AZ_SDOUTN1
AZ_SDIN1/GPIO168M2
AZ_RST#P2
GBE_RXCTL/RXDVT5GBE_RXERRV5GBE_TXCLKP5
GBE_RXD0U2
GBE_RXD2U3 GBE_RXD3U1
GBE_TXCTL/TXENM7GBE_PHY_PDP4GBE_PHY_RST#M9GBE_PHY_INTRV7
SPI_CS3#/GBE_STAT1/GEVENT21#D3
GBE_LED2/GEVENT10#G5
GBE_TXD1T7
GBE_RXD1T2
GBE_TXD0P7
GBE_STAT0/GEVENT11#K3
TEST0B3TEST1/TMSC4TEST2F6
CLK_REQG#/GPIO65/OSCIN/IDLEEXT#AA20
USB_RCOMP G19
USB
2.0
Part 4 of 5
ACPI
/ W
AKE
UP
EVEN
TSG
PIO
HD
AU
DIO
USB
OC
USB
1.1
USB
MIS
CEM
BED
DED
CTR
L
EMBE
DD
ED C
TRL
GBE
LAN
U2D
SB820M-1-GP
USB
2.0
Part 4 of 5
ACPI
/ W
AKE
UP
EVEN
TSG
PIO
HD
AU
DIO
USB
OC
USB
1.1
USB
MIS
CEM
BED
DED
CTR
L
EMBE
DD
ED C
TRL
GBE
LAN
U2D
SB820M-1-GP
1TP2120TP2120
1 2 R21082K2R2J-2-GPDY R21082K2R2J-2-GPDY
1 2 R211910KR2J-3-GPDY R211910KR2J-3-GPDY
1 TP2142TP2142
1 TP2121TP2121
12 3
4RN2104
SRN10KJ-5-GP
RN2104
SRN10KJ-5-GP
1 TP2141TP2141
1 2 R211510KR2J-3-GPR211510KR2J-3-GP
1TP2113TP2113
12R2130 0R2J-2-GPR2130 0R2J-2-GP
1TP2133TP2133
1 2 33R2J-2-GPR2123 33R2J-2-GPR2123
12 3
4RN2101
SRN2K2J-1-GP
RN2101
SRN2K2J-1-GP
1TP2101TP2101
1 2 33R2J-2-GPR2122 33R2J-2-GPR2122
12R2129 0R2J-2-GPR2129 0R2J-2-GP
1 TP2140TP2140
1 2C2101 SCD1U10V2KX-5GPDYC2101 SCD1U10V2KX-5GPDY
1 TP2135TP2135
1 2 R211710KR2J-3-GPDY R211710KR2J-3-GPDY
1 TP2114TP2114
1TP2138TP2138
1 2 R211410KR2J-3-GPDY R211410KR2J-3-GPDY
12
C2105SC180P50V2JN-1GPDY C2105SC180P50V2JN-1GPDY
1 2 R21102K2R2J-2-GPDY R21102K2R2J-2-GPDY
1 2R21250R0402-PADR21250R0402-PAD
1 TP2122TP2122
1 2R21090R2J-2-GP DY R21090R2J-2-GP DY
12 3
4RN2103
SRN10KJ-5-GP
RN2103
SRN10KJ-5-GP
1TP2128TP2128
1 2R210211K8R2F-GPR210211K8R2F-GP
SATA_TXN1_CSATA_TXP1_C
SATA_CALP
SATA_RXN1_CSATA_RXP1_C
SATA_TXN0_CSATA_TXP0_C
SATA_RXN0_CSATA_RXP0_C
SATA_CALN
SATA_X1
SATA_X2
TEMPIN0TEMPIN1TEMPIN2
VIN0VIN1VIN2
VIN7
VIN5VIN6
TEMPIN0
TEMPIN3TEMPIN2TEMPIN1
VIN7VIN6VIN5
VIN1
VIN3VIN2
TEMPIN3
VIN0
SATA_X1
SATA_X2
MEM_1V5VIN3
+1.1V_RUN_AVDD_SATA
+3.3V_ALW
+3.3V_ALW
+3.3V_ALW
SATA_TXP159SATA_TXN159
SATA_RXP159SATA_RXN159
SATA_TXP059SATA_TXN059
SATA_RXP059SATA_RXN059
SATA_ACT#66
MEM_1V5 51
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_SATA-IDE_(3/5)Custom
22 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_SATA-IDE_(3/5)Custom
22 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_SATA-IDE_(3/5)Custom
22 90Thursday, May 27, 2010
<Core Design>
Very Closeto SB820
SSID = S.B
PLACE SATA AC DECOUPLING CAPS CLOSE TO SB820M
SATA ODD
SATA HDD
SPI ROM in KBC side
If use as GPIO, need to pull up to 1.8V_RUN
GPIOD[150:128] are open drain GPIO pins where as GPO160 is an open drain GPO pin. These pins are not programmed to GPIO mode by default.
suggest not use HW monitorXTAL1'nd 82.30020.8512'nd 82.30020.791
FC_CLK AH28FC_FBCLKOUT AG28
FC_FBCLKIN AF26
FC_INT1/GPIOD144 AF29
FC_OE#/GPIOD145 AF28FC_AVD#/GPIOD146 AG29
FC_INT2/GPIOD147 AH27
FC_WE#/GPIOD148 AG26FC_CE1#/GPIOD149 AF27FC_CE2#/GPIOD150 AE29
FC_ADQ0/GPIOD128 AJ27FC_ADQ1/GPIOD129 AJ26FC_ADQ2/GPIOD130 AH25FC_ADQ3/GPIOD131 AH24FC_ADQ4/GPIOD132 AG23FC_ADQ5/GPIOD133 AH23FC_ADQ6/GPIOD134 AJ22FC_ADQ7/GPIOD135 AG21FC_ADQ8/GPIOD136 AF21FC_ADQ9/GPIOD137 AH22
FC_ADQ10/GPIOD138 AJ23FC_ADQ11/GPIOD139 AF23FC_ADQ12/GPIOD140 AJ24FC_ADQ13/GPIOD141 AJ25FC_ADQ14/GPIOD142 AG25FC_ADQ15/GPIOD143 AH26
SATA_TX2PAG12SATA_TX2NAF12
SATA_RX2PAH12 SATA_RX2NAJ12
SATA_TX3PAH14SATA_TX3NAJ14
SATA_RX3PAF14 SATA_RX3NAG14
SATA_TX0PAH9SATA_TX0NAJ9
SATA_RX0NAJ8SATA_RX0PAH8
SATA_TX1PAH10SATA_TX1NAJ10
SATA_RX1NAG10SATA_RX1PAF10
SATA_CALRNAA14
SATA_X1AD16
SATA_X2AC16
SATA_ACT#/GPIO67AD11
FANOUT1/GPIO53 W6FANOUT2/GPIO54 Y9
FANIN0/GPIO56 W7FANIN1/GPIO57 V9FANIN2/GPIO58 W8
VIN0/GPIO175 A3VIN1/GPIO176 B4VIN2/GPIO177 A4VIN3/GPIO178 C5VIN4/GPIO179 A7VIN5/GPIO180 B7
VIN6/GBE_STAT3/GPIO181 B8VIN7/GBE_LED3/GPIO182 A8
TEMPIN0/GPIO171 B6TEMPIN1/GPIO172 A6TEMPIN2/GPIO173 A5
TEMPIN3/TALERT#/GPIO174 B5
FANOUT0/GPIO52 W5
TEMP_COMM C7
SATA_TX4PAG17SATA_TX4NAF17
SATA_RX4NAJ17SATA_RX4PAH17
SATA_TX5PAJ18SATA_TX5NAH18
SATA_RX5NAH19SATA_RX5PAJ19
SPI_DI/GPIO164J5SPI_DO/GPIO163E2SPI_CLK/GPIO162K4SPI_CS1#/GPIO165K9ROM_RST#/GPIO161G2
NC2#Y2 Y2NC#G27 G27
SATA_CALRPAB14
FLAS
H
Part 2 of 5
SER
IAL
ATA
SPI R
OM H
W M
ON
ITO
R
U2B
SB820M-1-GP
FLAS
H
Part 2 of 5
SER
IAL
ATA
SPI R
OM H
W M
ON
ITO
R
U2B
SB820M-1-GP
1 2C2206 SCD01U16V2KX-3GPC2206 SCD01U16V2KX-3GP
1 2C2203 SCD01U16V2KX-3GPC2203 SCD01U16V2KX-3GP
1 2C2201 SCD01U16V2KX-3GPC2201 SCD01U16V2KX-3GP
1234 5
678
RN2202
SRN10KJ-6-GP
RN2202
SRN10KJ-6-GP
12
X2201
XTA
L-25MH
Z-102-GP
DY
X2201
XTA
L-25MH
Z-102-GP
DY
12
R2204
10MR
2J-L-GP
DY
R2204
10MR
2J-L-GP
DY
1 2C2207 SCD01U16V2KX-3GPC2207 SCD01U16V2KX-3GP
1 2C2204 SCD01U16V2KX-3GPC2204 SCD01U16V2KX-3GP
1234 5
678
RN2201
SRN10KJ-6-GP
RN2201
SRN10KJ-6-GP
1 2R2202 931R2F-1-GPR2202 931R2F-1-GP
1 2C2209
SC12P50V2JN-3GPDY
C2209
SC12P50V2JN-3GPDY
1 2C2210
SC12P50V2JN-3GPDY
C2210
SC12P50V2JN-3GPDY
1234 5
678
RN2203
SRN10KJ-6-GP
RN2203
SRN10KJ-6-GP
1 2R22011KR2F-3-GP
R22011KR2F-3-GP
1 2C2205 SCD01U16V2KX-3GPC2205 SCD01U16V2KX-3GP
1 2C2202 SCD01U16V2KX-3GPC2202 SCD01U16V2KX-3GP
1 2C2208 SCD01U16V2KX-3GPC2208 SCD01U16V2KX-3GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3VALW_VDDIO_AZ
1.1V_ALW_VDDPL 3.3V_RUN_VDDPL3.3V_ALW_VDDXL
3.3V_RUN_VDDPL
3.3V_ALW_VDDXL
1.1V_ALW_VDDPL
+3.3V_RUN
+1.8V_RUN
+3.3V_RUN
+3.3V_SB_VDDIO
+1.1V_RUN +1.1V_RUN_PCIE_VDDR
+3.3V_RUN
+3.3V_VDDPL_PCIE
+1.8V_SB_VDDIO_FC
+3.3V_VDDPL_SATA
+1.1V_RUN +1.1V_RUN_AVDD_SATA
+3.3V_ALW
+1.1V_ALW +1.1V_AVDD_USB
+1.1V_RUN
+1.1V_RUN+1.1V_RUN_SB_CLKGEN
+3.3V_ALW
+1.1V_ALW
+3.3V_ALW
+1.1V_ALW+1.1V_ALW_VDDR_USB
+1.1V_ALW +3.3V_RUN+3.3V_ALW
+3.3V_ALW
+3.3V_ALW
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_POWER&GND_(4/5)Custom
23 90Thursday, May 20, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_POWER&GND_(4/5)Custom
23 90Thursday, May 20, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_POWER&GND_(4/5)Custom
23 90Thursday, May 20, 2010
<Core Design>
SSID = S.B
131mA
71mA
43mA
600mA
93mA
567mA
658mA
510mA
400 mA
GBE PHY not used
32mA
113mA
197mA
TBDmA
TBDmA
220 ohm 300mA
220 ohm 300mA
220 ohm 300mA
62mA 47mA
220 ohm 300mA
TBDmA
WOL supported: Tied +3.3V_ALWnot supported: Tied +3.3V_RUN
WOL supported: Tied +1.1V_ALWnot supported: Tied +1.1V_RUN
17mA
5mA
33R 3A
33R 3A
-A00
-A00
-A00 -A00
-A001
2
C2320
SC
1U6D
3V2K
X-G
P
DY
C2320
SC
1U6D
3V2K
X-G
P
DY
12
C2304
SC
1U6D
3V2K
X-G
P
C2304
SC
1U6D
3V2K
X-G
P
VSS E5
VSS A28
VSS J7
VSS R13VSS R17
VSS AJ2
VSS V19
VSS F24VSS N15
VSS H7
VSS P10VSS V11VSS U15VSS M18
VSS M11VSS L12VSS L18
VSS P3VSS V4
VSS AB7VSS AC9VSS V8VSS W9
VSS B29VSS U4VSS Y18
VSS Y12VSS Y11
VSS A2
VSS Y10
VSS W10
VSSIO_SATAAH16
VSSIO_USBK14
VSSIO_SATAAE12
VSSIO_SATAAG8
VSSIO_USBK16
VSS AJ28
VSS AD6
VSSIO_SATAAH13
VSSIO_SATAY16VSSIO_SATAAB16
VSSIO_SATAY14
VSSIO_SATAAJ11
VSSIO_SATAAC14
VSSIO_SATAAH7
VSSIO_SATAAE14
VSSIO_SATAAF16
VSSIO_SATAAF9VSSIO_SATAAF11
VSSIO_SATAAJ7
VSSIO_USBK18
VSSIO_SATAAH11
VSSIO_USBD10
VSSIO_USBD17
VSSIO_USBB9 VSSIO_USBK11
VSSIO_USBD12VSSIO_USBD14
VSSIO_USBB10
VSSIO_USBH18
VSSIO_USBF9
VSSIO_USBH16
VSSIO_USBJ11
VSSIO_USBF12VSSIO_USBF14
VSSIO_USBJ19
VSSIO_USBF18 VSSIO_USBG11
VSSIO_USBH14
VSSIO_USBA9
VSSIO_USBK12
VSS T10
VSSIO_USBH12
VSS E6
VSS AD4
VSS E25
VSSIO_USBF16
VSSIO_USBE9
VSSPL_SYS M20
VSSIO_PCIECLKM22
VSSIO_PCIECLK H23
VSSIO_PCIECLKJ23
VSSIO_PCIECLK AB23VSSIO_PCIECLKP22
VSSIO_PCIECLKP26 VSSIO_PCIECLKP24
VSSIO_PCIECLK AA23VSSIO_PCIECLK AA21VSSIO_PCIECLK H26
VSS N4
VSSIO_PCIECLK AC26
VSSIO_PCIECLK AD23VSSIO_PCIECLK AA26
VSSIO_PCIECLKP20 VSSIO_PCIECLKP21
VSSIO_PCIECLKM24
VSS D23
VSSIO_PCIECLKM26
VSS P6
VSS M12VSS AF25
VSS G8
VSS V10
VSS J4
VSS G9
VSS AA11VSS AA12VSS G4
VSSIO_SATAAF13
EFUSEY4
VSSAN_HWMD8
VSSIO_PCIECLK AE26
VSSIO_USBH19
VSSIO_PCIECLK Y20VSSIO_PCIECLK W21VSSIO_PCIECLK W20
VSSIO_PCIECLKT20VSSIO_PCIECLKT22VSSIO_PCIECLKT24VSSIO_PCIECLKV20
VSS L4VSS L8
VSSXLM19
VSS AH29
VSSIO_PCIECLK K20VSSIO_PCIECLK L21
VSSIO_USBC9
VSSIO_USBD9
VSSIO_SATAAJ16 VSSIO_SATAAJ13
GR
OU
ND
Part 5 of 5
SB820M-1-GP
U2E
GR
OU
ND
Part 5 of 5
SB820M-1-GP
U2E
12
C2326
SC
D1U
10V2K
X-5G
P
DY
C2326
SC
D1U
10V2K
X-5G
P
DY
12
C2347
SC
D1U
10V2K
X-5G
P
DY
C2347
SC
D1U
10V2K
X-5G
P
DY
12
C2345
SC
D1U
10V2K
X-5G
P
DY
C2345
SC
D1U
10V2K
X-5G
P
DY
VDDIO_33_PCIGPV6
VDDIO_33_PCIGPAA2
VDDIO_33_PCIGPY19
VDDIO_33_PCIGPAF7
VDDIO_33_PCIGPAH1
VDDIO_33_PCIGPAE5VDDIO_33_PCIGPAC21
VDDIO_33_PCIGPAA19
VDDIO_33_PCIGPAA9
VDDIO_33_PCIGPAB4VDDIO_33_PCIGPAC8VDDIO_33_PCIGPAA7
VDDIO_33_S A21VDDIO_33_S D21VDDIO_33_S B21VDDIO_33_S K10VDDIO_33_S L10
VDDCR_11_S G26VDDCR_11_S F26
VDDCR_11_USB_S A11VDDCR_11_USB_S B11
VDDPL_33_SYS M21
VDDPL_11_SYS_S L22
VDDAN_33_USB_SA18
VDDAN_33_USB_SB18
VDDAN_33_USB_SA19
VDDAN_33_USB_SB19
VDDPL_33_USB_S F19
VDDAN_33_USB_SD18 VDDAN_33_USB_SC20
VDDAN_33_USB_SA20
VDDAN_33_USB_SD20 VDDAN_33_USB_SD19
VDDAN_11_PCIEV27 VDDAN_11_PCIEV26
VDDAN_11_PCIEW22
VDDAN_11_PCIEV22
VDDAN_11_PCIEV28
VDDAN_11_PCIEU26
VDDAN_11_PCIEV29
VDDAN_11_SATAAJ20VDDAN_11_SATAAF18VDDAN_11_SATAAH20VDDAN_11_SATAAG19VDDAN_11_SATAAE18VDDAN_11_SATAAD18VDDAN_11_SATAAE16
VDDCR_11 N13VDDCR_11 R15VDDCR_11 N17VDDCR_11 U13VDDCR_11 U17VDDCR_11 V12VDDCR_11 V18
VDDCR_11 W18VDDCR_11 W12
VDDAN_33_USB_SB20VDDAN_33_USB_SC18
VDDIO_18_FCAE25
VDDIO_18_FCAC22
VDDIO_18_FCAF22
VDDAN_11_CLK K29VDDAN_11_CLK K28
VDDAN_11_CLK K26VDDAN_11_CLK J28
VDDCR_11_GBE_S L9
VDDIO_33_S J9
VDDAN_11_PCIEW26
VDDPL_33_PCIEAE28
VDDPL_33_SATAAD14
VDDAN_33_HWM_S D6
VDDAN_11_CLK J21
VDDAN_11_CLK K21
VDDAN_11_USB_SC11VDDAN_11_USB_SD11
VDDCR_11_GBE_S L7
VDDIO_GBE_S M6
VDDIO_33_GBE_S M10
VDDIO_GBE_S P8
VDDIO_33_S T6VDDIO_33_S T8
VDDXL_33_S L20
VDDRF_GBE_S V1
VDDIO_AZ_S M8
VDDIO_18_FCAF24
VDDAN_11_CLK J20
VDDAN_11_CLK J22
VDDAN_33_USB_SE19
Part 3 of 5
POWER
PCI/G
PIO
I/O
CO
RE
S03.
3V_S
5 I/O
CO
RE
S5
PCI E
XPR
ESS
SER
IAL
ATA
USB
I/O
PLL
CLK
GEN
I/O
FLAS
H I/
O
GBE
LAN
U2C
SB820M-1-GP
Part 3 of 5
POWER
PCI/G
PIO
I/O
CO
RE
S03.
3V_S
5 I/O
CO
RE
S5
PCI E
XPR
ESS
SER
IAL
ATA
USB
I/O
PLL
CLK
GEN
I/O
FLAS
H I/
O
GBE
LAN
U2C
SB820M-1-GP
1 2R2304
0R0603-PAD-1-GP
R2304
0R0603-PAD-1-GP
12
C2319
SC
1U6D
3V2K
X-G
P
C2319
SC
1U6D
3V2K
X-G
P
12
C2318
SC
1U6D
3V2K
X-G
P
DY
C2318
SC
1U6D
3V2K
X-G
P
DY
12
TC2304
SC
10U6D
3V5K
X-1G
P
TC2304
SC
10U6D
3V5K
X-1G
P
12
C2330
SC
1U6D
3V2K
X-G
P
C2330
SC
1U6D
3V2K
X-G
P
12
C2336
SC
10U6D
3V5K
X-1G
P
DY
C2336
SC
10U6D
3V5K
X-1G
P
DY
12
C2332
SC
D1U
10V2K
X-5G
P
C2332
SC
D1U
10V2K
X-5G
P
12
C2324
SC
2D2U
6D3V
3KX
-GP
DY
C2324
SC
2D2U
6D3V
3KX
-GP
DY
12
C2329
SC
2D2U
6D3V
3KX
-GP
C2329
SC
2D2U
6D3V
3KX
-GP
1 2L2303
PBY160808T-330Y-N-GP
L2303
PBY160808T-330Y-N-GP
12
C2327
SC
D1U
10V2K
X-5G
P
C2327
SC
D1U
10V2K
X-5G
P
12
C2333
SC
D1U
10V2K
X-5G
P
DY
C2333
SC
D1U
10V2K
X-5G
P
DY
12
TC2301
SC
10U6D
3V5K
X-1G
P
TC2301
SC
10U6D
3V5K
X-1G
P
12
C2314
SC
D1U
10V2K
X-5G
P
DY
C2314
SC
D1U
10V2K
X-5G
P
DY
1 2L2304
BLM15AG221SS1D-GP
L2304
BLM15AG221SS1D-GP
12
C2339
SC
10U6D
3V5K
X-1G
P
C2339
SC
10U6D
3V5K
X-1G
P
12
C2310
SC
1U6D
3V2K
X-G
P
DY
C2310
SC
1U6D
3V2K
X-G
P
DY1
2
C2343
SC
2D2U
6D3V
3KX
-GP
DY
C2343
SC
2D2U
6D3V
3KX
-GP
DY
1 2R2303
0R0402-PAD
R2303
0R0402-PAD
1 2R2305
0R0402-PAD
R2305
0R0402-PAD
1 2R2308
0R0402-PAD
R2308
0R0402-PAD
12
C2338
SC
1U6D
3V2K
X-G
P
C2338
SC
1U6D
3V2K
X-G
P
12
C2325
SC
2D2U
6D3V
3KX
-GP
C2325
SC
2D2U
6D3V
3KX
-GP
1 2L2306
BLM15AG221SS1D-GP
L2306
BLM15AG221SS1D-GP
12
C2315
SC
D1U
10V2K
X-5G
P
C2315
SC
D1U
10V2K
X-5G
P
12
C2328
SC
1U6D
3V2K
X-G
P
DY
C2328
SC
1U6D
3V2K
X-G
P
DY
12
C2316
SC
1U6D
3V2K
X-G
P
C2316
SC
1U6D
3V2K
X-G
P
12
C2317
SC
D1U
10V2K
X-5G
P
DY
C2317
SC
D1U
10V2K
X-5G
P
DY
12
C2342
SC
D1U
10V2K
X-5G
P
C2342
SC
D1U
10V2K
X-5G
P
1 2L2309
BLM15AG221SS1D-GP
L2309
BLM15AG221SS1D-GP
1 2R2302
0R0603-PAD-1-GP
R2302
0R0603-PAD-1-GP
12
C2311
SC
10U6D
3V5K
X-1G
P
C2311
SC
10U6D
3V5K
X-1G
P
12
C2307
SC
D1U
10V2K
X-5G
P
DY
C2307
SC
D1U
10V2K
X-5G
P
DY1
2
C2301
SC
D1U
10V2K
X-5G
P
DY
C2301
SC
D1U
10V2K
X-5G
P
DY
12
C2334
SC
D1U
10V2K
X-5G
P
DY
C2334
SC
D1U
10V2K
X-5G
P
DY
12
C2350
SC
1U10V
3KX
-3GP
C2350
SC
1U10V
3KX
-3GP
12
TC2302
SC
22U6D
3V5M
X-2G
P
DY
TC2302
SC
22U6D
3V5M
X-2G
P
DY1
2
C2349
SC
1U10V
3KX
-3GP
C2349
SC
1U10V
3KX
-3GP
12
C2309
SC
D1U
10V2K
X-5G
P
C2309
SC
D1U
10V2K
X-5G
P
12
C2321
SC
D1U
10V2K
X-5G
P
C2321
SC
D1U
10V2K
X-5G
P
12
C2303
SC
D1U
10V2K
X-5G
P
DY
C2303
SC
D1U
10V2K
X-5G
P
DY
1 2R2307
0R0402-PAD
R2307
0R0402-PAD1
2
C2335
SC
D1U
10V2K
X-5G
P
C2335
SC
D1U
10V2K
X-5G
P
1 2L2305
PBY160808T-330Y-N-GP
L2305
PBY160808T-330Y-N-GP
12
C2348
SC
2D2U
6D3V
3KX
-GP
C2348
SC
2D2U
6D3V
3KX
-GP
12
C2308
SC
1U6D
3V2K
X-G
P
C2308
SC
1U6D
3V2K
X-G
P
12
C2344
SC
D1U
10V2K
X-5G
P
C2344
SC
D1U
10V2K
X-5G
P
12
C2302
SC
D1U
10V2K
X-5G
P
C2302
SC
D1U
10V2K
X-5G
P
12
C2313
SC
1U10V
3KX
-3GP
C2313
SC
1U10V
3KX
-3GP
12
C2341
SC
D1U
10V2K
X-4G
P
DY
C2341
SC
D1U
10V2K
X-4G
P
DY
12
C2322
SC
D1U
10V2K
X-5G
P
DY
C2322
SC
D1U
10V2K
X-5G
P
DY
12
C2340
SC
10U6D
3V5K
X-1G
P
DY
C2340
SC
10U6D
3V5K
X-1G
P
DY
12
C2337
SC
1U6D
3V2K
X-G
P
DY
C2337
SC
1U6D
3V2K
X-G
P
DY
12
C2331
SC
1U6D
3V2K
X-G
P
DY
C2331
SC
1U6D
3V2K
X-G
P
DY
1 2R2301
0R0603-PAD-1-GP
R2301
0R0603-PAD-1-GP
12
TC2303
SC
10U6D
3V5K
X-1G
P
TC2303
SC
10U6D
3V5K
X-1G
P
12
C2323
SC
2D2U
6D3V
3KX
-GP
C2323
SC
2D2U
6D3V
3KX
-GP
1 2R2306
0R0402-PAD
R2306
0R0402-PAD
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V_RUN +3.3V_ALW
PCI_AD25 20VDDR_SEL 20,51PCI_AD23 20
PCI_AD27 20PCI_AD26 20
PCI_CLK120
PCLK_FWH20
PCI_CLK220PCI_CLK320,70
PCLK_KBC20,37LPCCLK120
SB_GPO19921SB_GPO20021
ACZ_SDATAOUT_R21
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_STRAPPING_(5/5)A3
24 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_STRAPPING_(5/5)A3
24 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
SB820M_STRAPPING_(5/5)A3
24 90Thursday, May 27, 2010
<Core Design>
SSID = S.B
REQUIRED SYSTEM STRAPSPCI_AD25 PCI_AD23
Note: SB820 has 15K internal PU FOR PCI_AD[27:23]
Enable ILAAUTORUN
USE DEFAULTPCIE STRAPS
USE EEPROMPCIE STRAPS
PCI_AD24
BYPASS FCPLL
USE PCIPLL
USE FCPLL
Disable ILAAUTORUN
PCI_AD26PCI_AD27
BYPASSPCI PLL
PULLHIGH
PULLLOW
(DEFAULT)(DEFAULT)(DEFAULT)(DEFAULT)(DEFAULT)
Enable PCIMEM BOOT
Disable PCIMEM BOOT
DEBUG STRAPS
PCLK_KBCPCLK_FWH
LOW POWERMODE
PERFORMANCEMODE
AZ_SDOUT#
DEFAULT
(LPCCLK0)
DEFAULT
SB_GPO200 , SB_GPO199
H, H = Reserved
ROM TYPE:
H, L = SPI ROM
L, H = LPC ROM DEFAULT
L, L = FWH ROM
PULLLOW
PULLHIGH
LPCCLK1
CLKGENENABLED
DEFAULT
CLKGENDISABLED
ENABLE EC
DISABLE EC
PCI_CLK2
WatchDOG(NB_PWRGD)ENABLED
WatchDog(NB_PWRGD)DISABLED
DEFAULT
IGNOREDEBUGSTRAPS
USEDEBUGSTRAPS
(PCI_CLK4)PCI_CLK3
(Use External)
(Use Internal)
DEFAULT
non_FusionCLOCK mode
DEFAULT
FusionCLOCK mode
PCI_CLK1
AllowPCIE GEN2
DEFAULT
ForcePCIE GEN1
USE this pin to determine INT/EXT CLK
REQUIRED STRAPS
Not Applicable to SB820M but provision for pull-down is required.
12
R24
072K
2R2F
-GP
DY
R24
072K
2R2F
-GP
DY
12
R24
1810
KR2J
-3-G
PR
2418
10KR
2J-3
-GP
12
R24
0210
KR2J
-3-G
P
DY
R24
0210
KR2J
-3-G
P
DY
12
R24
0910
KR2J
-3-G
P
DY
R24
0910
KR2J
-3-G
P
DY
12
R24
1910
KR2J
-3-G
P
DY
R24
1910
KR2J
-3-G
P
DY1
2R
2423
2K2R
2F-G
PDY
R24
232K
2R2F
-GP
DY
12
R24
0310
KR2J
-3-G
P
DY
R24
0310
KR2J
-3-G
P
DY
12
R24
142K
2R2J
-2-G
P
DY
R24
142K
2R2J
-2-G
P
DY
12
R24
122K
2R2J
-2-G
P
DY
R24
122K
2R2J
-2-G
P
DY
12
R24
0610
KR2J
-3-G
PR
2406
10KR
2J-3
-GP
12
R24
2410
KR2J
-3-G
PR
2424
10KR
2J-3
-GP
12
R24
1710
KR2J
-3-G
PR
2417
10KR
2J-3
-GP
12
R24
0510
KR2J
-3-G
P
DY
R24
0510
KR2J
-3-G
P
DY
12
R24
222K
2R2F
-GP
R24
222K
2R2F
-GP
12
R24
2110
KR2J
-3-G
P
DY
R24
2110
KR2J
-3-G
P
DY
12
R24
0410
KR2J
-3-G
PR
2404
10KR
2J-3
-GP
12
R24
0110
KR2J
-3-G
P
DY
R24
0110
KR2J
-3-G
P
DY
12
R24
082K
2R2F
-GP
R24
082K
2R2F
-GP
12
R24
1610
KR2J
-3-G
P
DY
R24
1610
KR2J
-3-G
P
DY
12
R24
152K
2R2J
-2-G
P
DY
R24
152K
2R2J
-2-G
P
DY
12
R24
132K
2R2J
-2-G
P
DY
R24
132K
2R2J
-2-G
P
DY
12
R24
2010
KR2J
-3-G
PR
2420
10KR
2J-3
-GP
12
R24
112K
2R2J
-2-G
P
DY
R24
112K
2R2J
-2-G
P
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VCC_CORE)
25 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VCC_CORE)
25 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VCC_CORE)
25 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VCC_GFXCORE)
26 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VCC_GFXCORE)
26 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VCC_GFXCORE)
26 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VSS)
27 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VSS)
27 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CPU (VSS)
27 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
28 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
28 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
28 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
29 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
29 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
29 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SB
_AZ_C
OD
EC
_SD
OU
T1
SB_AZ_CODEC_SDOUT
AUD_VREFFLT
AMP_MUTE#
AUD_SPK_L-
CODEC_Q2601_03
SB_AZ_CODEC_SYNC
SB_AZ_CODEC_RST#
SB_AZ_CODEC_SDOUT
AUD_CAP2
AUD_VREFOUT_C
AUD_INT_MIC_R_L
AUD_SENSE_B
AUD_SPK_R-
AUD_PC_BEEP
SB_SDIN_CODEC_C0
AUD_HP1_JACK_L2
AUD_DVDDCORE
SB_AZ_CODEC_BITCLKSB_AZ_CODEC_BITCLK
HP_CODEC_MUTE
AUD_HP1_JACK_LAUD_HP1_JACK_R
PUMP_CAPN
AUD_SENSE_A
AUD_SPK_R+
AUD_SENSE_A
CODEC_Q2602_04
AUD_VREFOUT_B
AUD_EXT_MIC_LAUD_EXT_MIC_R
AUD_HP1_JACK_R2
PUMP_CAPP
AMP_MUTE#
KBC_BEEP_R
SB_SPKR_R
AUD_V_B
AUD_SENSE_B
AUD_VREG
AUD_SPK_L+
AMP_MUTE#
+3.3V_RUN
+15V_ALW
+AVDD
+AVDD
+5V_RUN
+3.3V_RUN
+5V_RUN
+3.3V_RUN
+PVDD
+AVDD
AUD_AGND
AUD_AGND
AUD_AGND AUD_AGND AUD_AGND AUD_AGND
AUD_AGNDAUD_AGND
AUD_AGND
AUD_AGND
SB_AZ_CODEC_SYNC21
SB_AZ_CODEC_RST#21
SB_SDIN_CODEC21
SB_AZ_CODEC_BITCLK21
SB_AZ_CODEC_SDOUT21
AUD_HP1_JD# 60
EXT_MIC_JD# 60
INT_MIC_L_R 60
AUD_SPK_L+ 60AUD_SPK_L- 60
AUD_SPK_R- 60AUD_SPK_R+ 60
AUD_EXT_MIC_L 60AUD_EXT_MIC_R 60
AUD_VREFOUT_B 60
AMP_MUTE#37
ACZ_SPKR 21
KBC_BEEP 37
AUD_HP1_JACK_L2 60AUD_HP1_JACK_R2 60
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Audio Codec 92HD81B1Custom
30 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Audio Codec 92HD81B1Custom
30 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Audio Codec 92HD81B1Custom
30 90Thursday, May 27, 2010
<Core Design>
SSID = AUDIO
Close to Pin13
Close to codec
AUD_PC_BEEPTrace width>15 mils
Close to codec
Close to codec
Close to Pin14
From SB
From EC
Reserve
Version Changing to UA
84mA25mA
Remove DMIC
1.4A
1016
X00
-A00
-A00
-A00
-A00
12 C
3002
SC
1U6D
3V2K
X-G
PC
3002
SC
1U6D
3V2K
X-G
P
1 2R3005 60D4R2F-GPR3005 60D4R2F-GP
DVDD_CORE1
DVDD_IO3
DMIC_CLK/GPIO12DMIC0/GPIO24
SPKR_PORT_D_R- 43SPKR_PORT_D_R+ 44
PVDD 45
DMIC1/GPIO0/SPDIF_OUT_146
HDA_SDO5
HDA_BITCLK6
DVSS7
HDA_SDI8
DVDD9
HDA_SYNC10
HDA_RST#11
SPDIF_OUT_048
EAPD47
MONO_OUT 25
AVDD 38
AVSS26
PVSS42
AVSS33
AVDD 27
PVDD 39
SPKR_PORT_D_L- 41
VREG 37
VREFFILT 21
CAP2 22
HP0_PORT_A_L 28
VREFOUT_A_OR_F 23
VREFOUT_C 24
HP0_PORT_A_R 29
CAP-35
CAP+36
SENSE_B 14
PORT_E_L 15
HP1_PORT_B_L 31
PORT_E_R 16
PORT_F_L 17
AVSS30
PORT_F_R 18
PORT_C_L 19PORT_C_R 20
PC_BEEP 12
HP1_PORT_B_R 32
SPKR_PORT_D_L+ 40
SENSE_A 13
V- 34
GND49
U3001
92HD79B1A5NLGXTAX-GP
U3001
92HD79B1A5NLGXTAX-GP 12 C
3017
SC
10U
6D3V
5KX
-1G
PC
3017
SC
10U
6D3V
5KX
-1G
P
G
DS
Q3003P8503BMG-GPDYQ3003P8503BMG-GPDY
1 2R3003
0R0603-PAD-1-GP
R3003
0R0603-PAD-1-GP
12
R300810KR2J-3-GPR300810KR2J-3-GP
12
C3020SCD1U10V2KX-4GPDY C3020SCD1U10V2KX-4GPDY
12
R302239K2R2F-L-GPR302239K2R2F-L-GP
12
R30192K49R2F-GPR30192K49R2F-GP
1 2 33R2J-2-GPR3001 33R2J-2-GPR3001
1 2
R3009120KR2F-L-GPR3009120KR2F-L-GP
1 2
C3013
SCD1U10V2KX-5GP
C3013
SCD1U10V2KX-5GP 1 2R3010499KR2F-1-GPR3010499KR2F-1-GP
12
C30
04S
CD
1U10
V2K
X-5
GP
C30
04S
CD
1U10
V2K
X-5
GP
G
DS
Q3005P8503BMG-GPDYQ3005P8503BMG-GPDY
12
C3003SC10U6D3V5KX-1GPC3003SC10U6D3V5KX-1GP
12 C
3006
SC
1U10
V3K
X-3
GP
C30
06S
C1U
10V
3KX
-3G
P
12
R3013100KR2J-1-GPDY
R3013100KR2J-1-GPDY
1 2
R301620KR2F-L-GPR301620KR2F-L-GP
12
C30
05S
CD
1U10
V2K
X-5
GP
C30
05S
CD
1U10
V2K
X-5
GP
1 2R3014
0R0603-PAD-1-GP
R3014
0R0603-PAD-1-GP
1 2R3004
0R0603-PAD-1-GP
R3004
0R0603-PAD-1-GP
1 2R3006 60D4R2F-GPR3006 60D4R2F-GP
G
DS
Q3004P8503BMG-GP DY
Q3004P8503BMG-GP DY
12
C30
10S
C10
U10
V5K
X-2
GP
C30
10S
C10
U10
V5K
X-2
GP1
2 C30
09S
C1U
10V
3KX
-3G
PC
3009
SC
1U10
V3K
X-3
GP
12
R301547R2J-2-GPDYR301547R2J-2-GPDY
12
C30
16S
C4D
7U6D
3V3K
X-G
PC
3016
SC
4D7U
6D3V
3KX
-GP
1 2R3007 2K2R2J-2-GPR3007 2K2R2J-2-GP
12 C
3018
SC
10U
6D3V
5KX
-1G
PC
3018
SC
10U
6D3V
5KX
-1G
P
1 2R3017
0R0603-PAD-1-GP
R3017
0R0603-PAD-1-GP
G
SD
Q3001
2N7002A-7-GPDYQ3001
2N7002A-7-GPDY
12
C3014SC2D2U10V3KX-1GPC3014SC2D2U10V3KX-1GP
12
EC3007SC4D7P50V2CN-1GPDY EC3007SC4D7P50V2CN-1GPDY
12
C30
08S
CD
1U10
V2K
X-5
GP
C30
08S
CD
1U10
V2K
X-5
GP
1 2C3011 SC1U10V3KX-3GPC3011 SC1U10V3KX-3GP
12
R302120KR2F-L-GPR302120KR2F-L-GP
12
C30
15S
C1U
6D3V
2KX
-GP
C30
15S
C1U
6D3V
2KX
-GP
12
C3019SC1000P50V3JN-GP-UC3019SC1000P50V3JN-GP-U
1 2C3012
SCD1U10V2KX-5GPC3012
SCD1U10V2KX-5GP
12
R30182K49R2F-GPR30182K49R2F-GP
12
C30
01S
CD
1U10
V2K
X-5
GP
C30
01S
CD
1U10
V2K
X-5
GP
12
R3012100KR2J-1-GPDY
R3012100KR2J-1-GPDY
1 2R3020
0R0603-PAD-1-GP
R3020
0R0603-PAD-1-GP
1 2R3002
0R0603-PAD-1-GP
R3002
0R0603-PAD-1-GP
G
DS
Q3002P8503BMG-GP DY
Q3002P8503BMG-GP DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
31 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
31 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
31 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB_PN10_1
USB_PP10_1
RREF
USB_PN10_1USB_PP10_1
R2_CLK_48M_CARD
XD_D7XD_D6/MS_BS
XD_D5/SD_D2/MS_D5
XD_D3/SD_D4/MS_D4XD_D4/SD_D3/MS_D1
XD_D0/SD_CLK/MS_D2XD_WP/SD_D6/MS_D6XD_WE#/SD_CD#
CR_GPIO0XD_D2/SD_CMD
XD_D1/SD_D5/MS_D0
XD_CD#XD_RDY/SD_WP/MS_CLK_RXD_RE#/MS_INS#XD_CE#/SD_D1XD_CLE/SD_D0/MS_D7XD_ALE/SD_D7/MS_D3
+3.3V_PHY
+3.3V_RUN +3.3V_PHY
+3.3V_RUN_CARD
USB_PP10 21
USB_PN10 21
CLK_48M_CARD20
XD_D7 71XD_D6/MS_BS 71XD_D5/SD_D2/MS_D5 71
XD_D4/SD_D3/MS_D1 71XD_D3/SD_D4/MS_D4 71
XD_D0/SD_CLK/MS_D2 71XD_WP/SD_D6/MS_D6 71
XD_D2/SD_CMD 71
XD_WE#/SD_CD# 71
XD_D1/SD_D5/MS_D0 71
XD_CD# 71
XD_ALE/SD_D7/MS_D3 71
XD_CE#/SD_D1 71XD_RE#/MS_INS# 71
XD_RDY/SD_WP/MS_CLK 71
XD_CLE/SD_D0/MS_D7 71
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Card Reader-RTS5138Custom
32 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Card Reader-RTS5138Custom
32 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Card Reader-RTS5138Custom
32 90Thursday, May 27, 2010
<Core Design>
Plase close to u3201
SSID = SDIO
Place these close RTS5138
Close U27
Place R3204 and R3205 together
43mA
250mA
12
C32
04S
C4D
7U6D
3V3K
X-G
P
DY
C32
04S
C4D
7U6D
3V3K
X-G
P
DY
12
C32
01S
CD
1U10
V2K
X-5
GP
C32
01S
CD
1U10
V2K
X-5
GP
1 2
R32040R3J-0-U-GP
R32040R3J-0-U-GP
1 2C3207
SC100P50V2JN-3GPDY
C3207
SC100P50V2JN-3GPDY
12
C32
02S
CD
1U10
V2K
X-5
GP
C32
02S
CD
1U10
V2K
X-5
GP
12
C3205SCD1U10V2KX-5GP
C3205SCD1U10V2KX-5GP
CLK
_IN
24
RREF1DM2DP33V3_IN4CARD_3V35V186
XD_C
D#
7SP
18
SP2
9SP
310
SP4
11SP
512
SP6 13SP7 14SP8 15SP9 16GPIO0 17SP10 18SP11
19SP
1220
SP13
21SP
1422
XD_D
723
GND25
U3201
RTS5138-GR-GP
U3201
RTS5138-GR-GP
12C3206
SC10P50V2JN-4GPDY
C3206
SC10P50V2JN-4GPDY
1 2R3201
6K2R2F-GP
R3201
6K2R2F-GP
1 2R3202
0R0603-PAD-1-GP
R3202
0R0603-PAD-1-GP
1 TP3201 TPAD14-GPTP3201 TPAD14-GP
12R3206
22R2J-2-GP
R3206
22R2J-2-GP
12
C32
08S
C1U
6D3V
2KX
-GP
C32
08S
C1U
6D3V
2KX
-GP
12C
3203
SC
D1U
10V
2KX
-5G
PC
3203
SC
D1U
10V
2KX
-5G
P
12R3203
10R2F-L-GPDY
R3203
10R2F-L-GPDY
1 2
R32050R3J-0-U-GP
R32050R3J-0-U-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
33 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
33 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
33 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
34 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
34 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
34 90Thursday, May 13, 2010
<Core Design>
(Blanking)
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
35 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
35 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
35 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
36 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
36 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
36 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EC_SPI_CLK
EC_SPI_DO
KCOL9KCOL10KCOL11KCOL12KCOL13KCOL14
ECSCI#_KBC
EC_SPI_CLK_C
KCOL15KCOL16
ECSWI#_KBC
AD_OFF
KROW0KROW1
KBC_VCORF
KCOL1
KROW2
KCOL2
KROW3
KCOL3
VBAT
KCOL4
KROW4KROW5
KCOL5
KBC_PWRBTN_EC#
KCOL6
KROW6
AC_IN#_KBC
KROW7
EC_SPI_DI
KCOL7KCOL8
AD_IA_KBC
EC_SPI_CS#
KCOL17
GPIO02
KCOL0
SIO_A20GATE
E51_RxD
SIO_RCIN#
PLTRST#_EC
E51_TxDE51_RxD
ECRST#_C
ECRST#
KBC_SDA1
ECSWI#_KBC
ECSMI#_KBC
ECSCI#_KBC
PCLK_KBC
PCB_VER1PCB_VER0
E51_TxD
ECRST#
KBC_SCL1KBC_SDA1
KBC_THERMTRIP#
PCB_VER0
SUBWOOFER_MUTE#
CPUCORE_ON_R
KBC_SCL1
KB_DET#
LCD_CBL_DET#
BAT_SCLBAT_SDA KCOL0
BLUETOOTH_EN
S5_ENABLE
GFX_CORE_EN
DISCRETE_DET
1.8V_DELAY_EN
THERMTRIP_VGA_GATE
1.1V_GFX_RUN_EN
PWR_BTN_LED#
EC_SHUTDOWN#
ECSMI#_KBC
IMVP_VR_ON
KBC_PLTRST_DELAY#
KBC_XI
KB_DET_KBC
KBC_SDA1KBC_SCL1
SYS_PWRGD
TP_LPCPD#
KBC_PWRBTN_EC#
KBC_PWRBTN#
KBC_ON#
AC_IN#_KBC
EC_SHUTDOWN#
AC_IN#_KBC
KBC_THERMTRIP#
3.3V_DELAY_EN
PCB_VER1
S0_LKG_DET
VDDC_PWRGD
KB_DET_KBC
EC_RESET_OUT
S0_LKG_DET
DISCRETE_DET
KBC_ON_R#
AD_IA_KBC
PSID_EC
KBC_RCID
KBC_RCID
PCB_VER2
PCB_VER2
+3.3V_RUN
+3.3V_RUN
+KBC_PWR
+3.3V_RUN
+3.3V_RUN
+KBC_PWR
+3.3V_RTC_LDO
+KBC_PWR
+KBC_PWR
+3.3V_RTC_LDO
+3.3V_RTC_LDO
+KBC_PWR
+KBC_PWR
+KBC_PWR
KBC_AGND
KBC_AGND
+KBC_PWR
+3.3V_RTC_LDO
EC_SPI_DI62
SIO_A20GATE 21
BAT_SDA 76BAT_SCL 76
WIFI_RF_EN 76
PM_CLKRUN# 20
BRIGHTNESS54
PM_SLP_S3#21,41,42,49,50,52,54
LPC_LFRAME# 20,70
KBC_BEEP30
EC_SPI_CLK62
SIO_RCIN# 21
LID_CLOSE#69
INT_SERIRQ 20
KCOL[0..16] 68
KROW[0..7] 68
LPC_LAD0 20
EC_SPI_CS#62EC_SPI_DO62
IMVP_PWRGD41,47,50,51
TPCLK68TPDATA68
PLTRST#_EC 20
S5_ENABLE 42
EC_SPI_WP#_R62
USB_PWR_EN#63
PURE_HW_SHUTDOWN#39,42
THERM_SCL 39
THERM_SDA39
SIO_EXT_SMI#21
SIO_EXT_SCI#21
SIO_EXT_WAKE#21
E51_RxD 76E51_TxD 76
BAT_IN# 76
PM_SLP_S5#21,49
AMP_MUTE#30
LCD_TST54
LCD_CBL_DET#54KB_DET#68
PM_PWRBTN#21
KBC_RSMRST#21
IMVP_VR_ON47
PANEL_BKEN 13
PM_LAN_ENABLE 76
3V_5V_POK46,48
BLON_OUT54
PWRLED#66
BATLOW_LED66
LCD_TST_EN54
BLUETOOTH_EN 73,76
PSID_DISABLE#76
PCLK_KBC 20,24
PSID_EC76
1.5V_RUN_EN42,49
RTCCLK_KBC20
VDDC_PWRGD 41,50
EC_RESET_OUT39,41
KBC_PWRBTN#76
AC_IN# 76
H_THERMTRIP# 10,21,39,42
BAT_LED_WHITE66
LPC_LAD1 20LPC_LAD2 20LPC_LAD3 20
CPU_PROCHOT#_EC10
AD_IA76
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
KBC Nuvoton NPCE781BA0DXA2
37 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
KBC Nuvoton NPCE781BA0DXA2
37 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
KBC Nuvoton NPCE781BA0DXA2
37 90Thursday, May 27, 2010
<Core Design>
CAP close to VCC-GND pin pair
SSID = KBC
Internal PU
23mA 2mA
0917For EC to detect leakage
DJ PUDG PD
X00UMA PD DIS PU
X00
X00
X02
X00
1207
X01
X01
X01 Place close to KBC
X01
x01
POP when support RCID function2010/03/23
X02
-A00
-A00
-A00
-A00
12 C
3709
SC2D
2U10
V3KX
-1G
PC
3709
SC2D
2U10
V3KX
-1G
P
GND1
RESET#2 VCC 3
U3703
G690L293T73UF-GP
DY
U3703
G690L293T73UF-GP
DY
1 TP3712TP3712
12 C
3705
SCD
1U10
V2KX
-5G
PDY
C37
05SC
D1U
10V2
KX-5
GP
DY
12
C3715SC4D7P50V2CN-1GPDY C3715SC4D7P50V2CN-1GPDY
12
R3703100KR2J-1-GPR3703100KR2J-1-GP
1TP3713TP3713
12
R370410KR2J-3-GP
R370410KR2J-3-GP
1TP3714TP3714
12
3
D3702BAT54C-U-GP
D3702BAT54C-U-GP
12
R37202K2R2J-2-GPDYR37202K2R2J-2-GPDY
1TP3709TP3709
12R3709
0R2J-2-GPDYR3709
0R2J-2-GPDY
1 2R3752 0R0402-PADR3752 0R0402-PAD
1 2R3717 100KR2J-1-GPR3717 100KR2J-1-GP
1 2R3744 0R0402-PADR3744 0R0402-PAD
1 TP3701TP3701
1 2R3753 100KR2J-1-GPR3753 100KR2J-1-GP
12 C
3710
SCD
1U10
V2KX
-5G
PC
3710
SCD
1U10
V2KX
-5G
P
GN
D5
GN
D18
GN
D45
GN
D78
GN
D89
GN
D11
6
AG
ND
103
VCORF 44
GPIO10/LPCPD# 124LRESET# 7
LCLK 2LFRAME# 3
LAD0 126
LAD1 127LAD2 128
LAD3 1SERIRQ 125
GPIO11/CLKRUN# 8
KBRST# 122GA20 121
ECSCI#/GPIO54 29GPIO65/SMI# 9
GPIO67/PWUREQ# 123
VD
D4
VC
C19
VC
C46
VC
C76
VC
C88
AV
CC
102
GP
IO41
80
GPIO87/SIN_CR 113GPO83/SOUT_CR/BADDR1 111
GPIO16 114
GPO84/BADDR0 112
GPIO0693
GPIO5328
GPIO36 15
GPIO5126
GPIO4724
GPIO246
GPIO34 14
GPIO45/E_PWM22
GPIO7073
GPIO40/F_PWM16GPIO42/TCK17
GPIO43/TMS20GPIO44/TDI21
GPIO46/TRST#23
GPIO50/TDO25
GPIO52/RDY#27
GPI90/AD097GPI91/AD198GPI92/AD299
GPI93/AD3100
GPI94101
GPI95105GPI96106GPI97107
VREF104
GPIO77 84
GPIO76/SHBM 83GPIO75 82
GPIO66/G_PWM 81
GPIO23119
GPIO0395
GPIO05108
GPIO0496
GPIO31120
GPIO0794
GPIO01/TB264
GPIO30109
VC
C11
5
GPIO32/D_PWM65
GPIO33/H_PWM66
GPIO74/SDA2 68GPIO73/SCL2 67
GPIO22/SDA1 69GPIO17/SCL1 70
GPO82/TRIS#110
GPIO81 91
GPIO7174GPIO7275
LPC
SER/IR
SPIGPIO
A/D
D/A
SP
SMB
1 OF 2U3701A
NPCE781BA0DX-GP
LPC
SER/IR
SPIGPIO
A/D
D/A
SP
SMB
1 OF 2U3701A
NPCE781BA0DX-GP
1 2R3726 10KR2J-3-GPR3726 10KR2J-3-GP
1 2R3737 33R2J-2-GPR3737 33R2J-2-GP
12
R37320R0402-PADR37320R0402-PAD
12
C3724SC10P50V2JN-4GPDY C3724SC10P50V2JN-4GPDY
12 C
3704
SCD
1U10
V2KX
-5G
PC
3704
SCD
1U10
V2KX
-5G
P
12
3
D3703BAT54C-U-GP
D3703BAT54C-U-GP
1 2
R3751
0R0402-PAD
R3751
0R0402-PAD
12
R37152K2R2J-2-GPR37152K2R2J-2-GP
12
C3711SC1U10V3KX-3GPC3711SC1U10V3KX-3GP
G
S
D....
.
Q3706
2N7002E-1-GP
DY
....
.
Q3706
2N7002E-1-GP
DY
1 2R3727 10KR2J-3-GPR3727 10KR2J-3-GP
12
R3735
10KR2J-3-G
PR
373510KR
2J-3-GP
12 R
373110KR
2J-3-GP
DY
R3731
10KR2J-3-G
P
DY
1 2R3716 100KR2J-1-GPR3716 100KR2J-1-GP
12 C
3706
SCD
1U10
V2KX
-5G
PC
3706
SCD
1U10
V2KX
-5G
P
1TP3707TP3707
1
2
34
5
6
U3702
DMN66D0LDW-7-GP
U3702
DMN66D0LDW-7-GP
12
R3730
10KR2J-3-G
PR
373010KR
2J-3-GP
1 2R3724 10KR2J-3-GPDYR3724 10KR2J-3-GPDY
1
2
3
D3705
BAS16PT-GP
D3705
BAS16PT-GP
12
C3720SCD1U10V2KX-5GPC3720SCD1U10V2KX-5GP
1 2R3722 0R0402-PADR3722 0R0402-PAD
12R3712
2K2R2J-2-GPR3712
2K2R2J-2-GP
1 2R3702 0R2J-2-GPDYR3702 0R2J-2-GPDY
1 2R3701 0R5J-5-GPDYR3701 0R5J-5-GPDY
12
C3702SCD1U10V2KX-5GP
C3702SCD1U10V2KX-5GP
12R375610KR2J-3-GPR375610KR2J-3-GP
G
SDQ3705
2N7002A-7-GPQ3705
2N7002A-7-GP
1 2
R37434K7R2J-2-GP
R37434K7R2J-2-GP
12
C3714SC1U10V3KX-3GPDY C3714SC1U10V3KX-3GPDY
1 TP3710TP3710
12
R372910KR2J-3-GP
R372910KR2J-3-GP
1 2R3708
0R2J-2-GPDYR3708
0R2J-2-GPDY
12 C
3707
SCD
1U10
V2KX
-5G
PC
3707
SCD
1U10
V2KX
-5G
P
1 2R3723 10KR2J-3-GPR3723 10KR2J-3-GP
1 2L3701 BLM15AG601SS1D-GPL3701 BLM15AG601SS1D-GP
3
1
2
Q3701PMBS3906-GP
Q3701PMBS3906-GP
1TP3706TP3706
12
C3703SC2D2U10V3KX-1GP
DYC3703SC2D2U10V3KX-1GP
DY
1TP3704TP3704
12
R37414K7R2J-2-GP
DYR37414K7R2J-2-GP
DY
1 2R3749 10KR2J-3-GPR3749 10KR2J-3-GP
1 2R3719 10KR2J-3-GPR3719 10KR2J-3-GP
1 2R3748 100KR2J-1-GPR3748 100KR2J-1-GP
1 2R3718 100KR2J-1-GPR3718 100KR2J-1-GP
12 C
3701
SC2D
2U10
V3KX
-1G
PC
3701
SC2D
2U10
V3KX
-1G
P
12
R3734
10KR2J-3-G
P
DY
R3734
10KR2J-3-G
P
DY
1TP3705TP3705
1 TP3708TP3708
1 2R3711 10KR2J-3-GPDYR3711 10KR2J-3-GPDY
G
DS
Q3703SI2301CDS-T1-GE3-GP
Q3703SI2301CDS-T1-GE3-GP
32KX1/32KCLKIN77
32KX279GPIO55/CLKOUT30
VCC_POR# 85
KBSIN0 54
KBSIN1 55KBSIN2 56KBSIN3 57
KBSIN4 58KBSIN5 59
KBSIN6 60KBSIN7 61
KBSOUT0/JENK# 53
KBSOUT1/TCK 52KBSOUT2/TMS 51KBSOUT3/TDI 50
KBSOUT4/JEN0# 49KBSOUT5/TDO 48
KBSOUT6/RDY# 47KBSOUT7 43KBSOUT8 42
KBSOUT9 41KBSOUT10 40
KBSOUT11 39KBSOUT12/GPIO64 38KBSOUT13/GPIO63 37
KBSOUT14/GPIO62 36KBSOUT15/GPIO61/XOR_OUT 35
GPIO60/KBSOUT16 34GPIO57/KBSOUT17 33
GPIO56/TA131
GPIO14/TB163
GPIO15/A_PWM32
GPIO13/C_PWM62
F_SDI86
F_SDO87F_CS0#90F_SCK92
GPIO12/PSDAT313GPIO25/PSCLK312GPIO27/PSDAT211
GPIO26/PSCLK210GPIO35/PSDAT171
GPIO37/PSCLK172
GPIO20/TA2117
GPIO21/B_PWM118
KBC
FIU
PS/2
2 OF 2U3701B
NPCE781BA0DX-GP
KBC
FIU
PS/2
2 OF 2U3701B
NPCE781BA0DX-GP
1
2
3
D3701
BAS16PT-GP
D3701
BAS16PT-GP
1 2R3710 10KR2J-3-GPDYR3710 10KR2J-3-GPDY
12345
678
RN3704
SRN4K7J-10-GP
RN3704
SRN4K7J-10-GP
1 2R3714 10KR2J-3-GPR3714 10KR2J-3-GP
12 C
3708
SCD
1U10
V2KX
-5G
PC
3708
SCD
1U10
V2KX
-5G
P
1 2R3713 10KR2J-3-GPDYR3713 10KR2J-3-GPDY
12
R3757
0R0402-PAD
R3757
0R0402-PAD
12
R373310KR2J-3-GP
R373310KR2J-3-GP
1 2R3747 0R0402-PADR3747 0R0402-PAD
1TP3711TP3711
1
2
3
D3704
BAS16PT-GP
D3704
BAS16PT-GP
12
C3713SC470P50V2JN-GPDYC3713SC470P50V2JN-GPDY
12
R37500R2J-2-GPDY R37500R2J-2-GPDY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
38 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
38 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
38 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CLK_32K
EMC2102_SHDN
EMC2102_FAN_mode
V_DEGREE
EMC2102_DN3
EMC2102_FAN_DRIVE
EMC2102_DP3
EMC2102_VDD_3D3
EMC2102_CLK_SEL
EM2102_RESET#
EMC2102_FAN_TACH
CLK_32KCLK_32K_R
THERM_POWER_OK#
CLK_32K
THE
RM
_SY
S_S
HD
N#
EMC2102_DP2
EMC2102_DN2
THERMTRIP#
THERMAL_P_HW_SHT
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+5V_RUN +3.3V_RUN
+KBC_PWR
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+5V_RUN
THERM_SDA 37THERM_SCL 37
PURE_HW_SHUTDOWN# 37,42
RTC_CLK20
EMC2102_FAN_DRIVE 58
EMC2102_FAN_TACH 58
RUN_ENABLE42
TALERT# 10,21
H_THERMDC10
H_THERMDA10
H_THERMTRIP# 10,21,37,42
EC_RESET_OUT 37,41
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Thermal/Fan Controllor EMC2102Custom
39 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Thermal/Fan Controllor EMC2102Custom
39 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Thermal/Fan Controllor EMC2102Custom
39 90Thursday, May 27, 2010
<Core Design>
C3907 must be near Q3902
GND = Internal Oscillator Selected+3.3V = External 32.768kHz Clock Selected
3.HW T8 sensor
C3907 must benear EMC2102
Layout notice :Both DN3 and DP3 routing 10 miltrace width and 10 mil spacing.
GND = Fan is OFFOPEN = Fan is at 60% full-scale+3.3V = Fan is at 75% full-scale
GND = Channel 1OPEN = Channel 3+3.3V = Disabled
TRIP_SET Pin VoltageV_DEGREE=(((Degree-75)/21)
32K suspend clock output
SSID = Thermal
T8 shutdown is set 88 deg-C.
Layout notice : Both DN2 and DP2 routing 10 mil trace width and 10 mil spacing.
2.System Sensor
Layout notice : Both H_THERMDA and THERMDC routing 10 mil trace width and 10 mil spacing
1.For CPU Sensor
Pleace near to CPU side
0.75mA
600mA
X00 -A00
-A00
-A00
12
C3906SC470P50V2JN-GPDYC3906SC470P50V2JN-GPDY
12
R390910KR2J-3-GPR390910KR2J-3-GP
G
SD
Q39032N7002A-7-GPQ39032N7002A-7-GP
12
R391110KR2F-2-GPR391110KR2F-2-GP1 2R3910
0R0402-PAD
R3910
0R0402-PAD
12
R390810KR2J-3-GPR390810KR2J-3-GP
12
R390249D9R2F-GP
R390249D9R2F-GP
12
C3908SCD1U10V2KX-5GP
C3908SCD1U10V2KX-5GP
12
C3909SCD1U10V2KX-5GP
C3909SCD1U10V2KX-5GP
3
1
2
Q3901PMBS3904-1-GP
Q3901PMBS3904-1-GP
12
C3907SC470P50V2JN-GPC3907SC470P50V2JN-GP
G
S D
Q39022N7002A-7-GPQ39022N7002A-7-GP
12
R390110KR2J-3-GP
R390110KR2J-3-GP
1 2R3904 0R0402-PADR3904 0R0402-PAD
1 2R3914 0R2J-2-GPDYR3914 0R2J-2-GPDY
12
C3901SC10U10V5KX-2GP
C3901SC10U10V5KX-2GP
2 1
D3901
CH751H-40PT-GPDY
D3901
CH751H-40PT-GPDY
1 2
R3906
0R0402-PAD
R3906
0R0402-PAD
12
C3904SC470P50V2JN-GPC3904SC470P50V2JN-GP
3
1
2
Q3904PMBS3904-1-GP
Q3904PMBS3904-1-GP
1 2R3913
10R2J-2-GP
R3913
10R2J-2-GP 12
C3911SC4D7P50V2CN-1GPDY C3911SC4D7P50V2CN-1GPDY
12
R3916
10KR
2J-3-GP
DY
R3916
10KR
2J-3-GP
DY
123
4
RN3901
SRN4K7J-8-GP
RN3901
SRN4K7J-8-GP1
2
C3910SC470P50V2JN-GP DYC3910SC470P50V2JN-GP DY
VDD_3V1
DN12
DP13
DN24
DP25
DN36
DP37
SHD
N_S
EL9
FAN
_MO
DE
10
TRIP
_SET
11
SYS_
SHD
N#
12
THER
MTR
IP#
13
POW
ER_O
K#14
NC
#88
NC#15 15
RESET# 16
CLK_SEL 17
CLK_IN 18
ALERT# 19
GND 20
NC#21 21
SMD
ATA
22
SMC
LK23
VDD
_5Vb
24
FAN
b25
FAN
a26
VDD
_5Va
27
TAC
H28
GN
D29
EMC2102
U3901
EMC2102-DZK-GP
EMC2102
U3901
EMC2102-DZK-GP
12
R39122K37R2F-GPR39122K37R2F-GP
12
C3902SCD1U10V2KX-5GPC3902SCD1U10V2KX-5GP
1 2R3903 0R2J-2-GPDYR3903 0R2J-2-GPDY
1 2R3905
10KR2J-3-GPDYR3905
10KR2J-3-GPDY
1 234
RN3902SRN10KJ-5-GPRN3902SRN10KJ-5-GP
12C3903
SCD1U10V2KX-5GPC3903
SCD1U10V2KX-5GP
1 2R3907
10KR2J-3-GPDYR3907
10KR2J-3-GPDY
12
C3912SC470P50V2JN-GPDYC3912SC470P50V2JN-GPDY
1 2R3915
0R2J-2-GP
R3915
0R2J-2-GP
12
C3905SC470P50V2JN-GPC3905SC470P50V2JN-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
40 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
40 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
40 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SB_PWRGD_D
SB_P
WR
GD
_C
+3.3V_ALW+1.8V_RUN
+1.8V_RUN+3.3V_RUN+3.3V_RUN
NB_PWRGD_IN 13
EC_RESET_OUT37,39
EC_RESET_OUT 37,39VDDC_PWRGD37,50
NB_PWRGD21
SB_PWRGD 21
PM_SLP_S3#21,37,42,49,50,52,54
IMVP_PWRGD37,47,50,51
VDDC_PWRGD37,50
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power On LogicA3
41 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power On LogicA3
41 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power On LogicA3
41 90Thursday, May 27, 2010
<Core Design>
SSID = Reset.Suspend
X01
1
2
3
D4102
BAT54APT-GP
D4102
BAT54APT-GP
1 2
R4106
0R2J-2-GP
R4106
0R2J-2-GP
NC#11A2GND3 Y 4
VCC 5
U4102
SNAUC1G17DCKR-1GP
DY
U4102
SNAUC1G17DCKR-1GP
DY
K AD4101 SDMK0340L-7-F-GP
DYD4101 SDMK0340L-7-F-GP
DY1
2
3
D4103
BAT54APT-GP
DY
D4103
BAT54APT-GP
DY
12
R4103
300R2J-4-G
P
R4103
300R2J-4-G
P
12
R4102
100KR2J-1-G
P
DY
R4102
100KR2J-1-G
P
DY
1 2
R4105
0R2J-2-GPDY
R4105
0R2J-2-GPDY
12
R4101
10KR2J-3-G
P
R4101
10KR2J-3-G
P
NC#11A2GND3 Y 4
VCC 5
U4101
SNAUC1G17DCKR-1GP
DY
U4101
SNAUC1G17DCKR-1GP
DY
1 2R41040R0402-PAD
R41040R0402-PAD
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_PWRGD_R
5V_RUN_ENABLE
3.3V_RUN_ENABLE
RUN_ON_5V#
RUN_ENABLE
1.5V_RUN_ENABLE_R
RUN_ON_1.5V#
1.5V_RUN_ENABLE
RUN_ON_1.5V#
+15V_ALW
+5V_ALW +5V_RUN
+3.3V_ALW +3.3V_RUN
+3.3V_RTC_LDO
+1.5V_RUN+1.5V_SUS
+15V_ALW
+3.3V_RTC_LDO
+1.5V_RUN
S5_ENABLE 37
PURE_HW_SHUTDOWN# 37,39
H_THERMTRIP# 10,21,37,39
3V_5V_EN46
RUN_ENABLE39
PM_SLP_S3#21,37,41,49,50,52,54
1.5V_RUN_EN37,49
CPU_LDT_PWRGD10,20
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power Plane EnableCustom
42 90Friday, May 28, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power Plane EnableCustom
42 90Friday, May 28, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Power Plane EnableCustom
42 90Friday, May 28, 2010
<Core Design>
Run Power
SSID = Reset.Suspend
G
GD
D
S
S
G
GD
D
S
S
Design current: 4380.11 mAPeak current: 6257.3mA ( HD:1100 ODD:2500 )
11.6ARds=14m ohm
Design current: 4177 mAPeak current: 5966mA
11.6ARds=14m ohm
Design current: 861 mAPeak current: 1230mA
11.6ARds=14m ohm
X01
X01
X01
X01
X01
12345
678 S
SSGD
DDDU4201
FDS8884-GP
SSSGD
DDDU4201
FDS8884-GP
12
R4212100KR2J-1-GPR4212100KR2J-1-GP
12
C4201SC100P50V2JN-3GPC4201SC100P50V2JN-3GP
12
R4205100KR2J-1-GPR4205100KR2J-1-GP
C
B
E
Q4201CHT2222APT-GP
DYQ4201CHT2222APT-GP
DY
1 2
R4213
0R2J-2-GP
R4213
0R2J-2-GP
1 2R4202 1KR2J-1-GPR4202 1KR2J-1-GP
1 2 3456
U4209DMN66D0LDW-7-GP
U4209DMN66D0LDW-7-GP
12
C4202SC4D7U10V5KX-4GPC4202SC4D7U10V5KX-4GP
1 2R4201
1KR2J-1-GPDYR4201
1KR2J-1-GPDY
12345
678 S
SSGD
DDDU4202
FDS8884-GP
SSSGD
DDDU4202
FDS8884-GP
G
SD
Q42072N7002A-7-GPDYQ42072N7002A-7-GPDY
1 2
R4207
20KR2F-L-GP
R4207
20KR2F-L-GP
12
C4208SC4D7U6D3V5KX-3GPC4208SC4D7U6D3V5KX-3GP
12
R42
0320
0KR
2J-L
1-G
P
DY R42
0320
0KR
2J-L
1-G
P
DY
12
R422610R3J-3-GPDYR422610R3J-3-GPDY
12345
678 S
SSGD
DDDU4204
FDS8884-GP
SSSGD
DDDU4204
FDS8884-GP
12
C4216SCD1U10V2KX-4GP DYC4216SCD1U10V2KX-4GP DY
12
C4207SCD01U16V2KX-3GPC4207SCD01U16V2KX-3GP
12
C4203SC100P50V2JN-3GPC4203SC100P50V2JN-3GP
1 2
R4206
0R2J-2-GP
R4206
0R2J-2-GP
12
C4204SC4D7U6D3V5KX-3GPC4204SC4D7U6D3V5KX-3GP
1 2R4211100KR2J-1-GPR4211100KR2J-1-GP
1 2R4204100KR2J-1-GPR4204100KR2J-1-GP
1 2 3456
U4207DMN66D0LDW-7-GP
U4207DMN66D0LDW-7-GP
1
2
3D4201
BAS16PT-GP
D4201
BAS16PT-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
43 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
43 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
43 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
44 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
44 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
44 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
45 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
45 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
45 90Thursday, May 13, 2010
<Core Design>
(Blanking)
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
PD39
04_1
PD39
03_1
51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK
51125_FB2
51125_TONSEL
3D3V
_AU
X_S5
_5_5
1125
51125_DRVL2
51125_FB1
51125_LL1
51125_VBST2_1 51125_VBST1_1
51125_SKIPSEL
51125_VBST2
3V_5V_POK
51125_DRVH1
51125_ENTIP1
51125_DRVL1
51125_DRVH2
51125_VO1
51125_LL2
51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK
51125_VBST1
51125_VO2
51125_FB1_R
51125_EN
51125_ENTRIP
51125_ENTIP2
51125_FB2_R
51125_VCLK51125_VCLK
PD3903_2
PD39
03_0
4
51125_ENTIP1
51125_ENTIP2
51125_EN
+5V_PWR+15V_ALW
+5V_PWR
51125_VREF
+3.3V_ALW_2
+3.3V_ALW_2
+3D3V_PWR +5V_PWR
51125_VREF
+PWR_SRC
+3D3V_PWR
+3.3V_ALW_2
51125_VREF
+3.3V_ALW_2
+PWR_SRC
+3.3V_ALW
+5V_ALW
+5V_ALW2 +KBC_PWR
+3.3V_RTC_LDO
+3.3V_ALW_2
+PWR_SRC +PWR_SRC_5V
+PWR_SRC_5V+PWR_SRC_3D3V
+PWR_SRC_3D3V
3V_5V_POK 37,48
3V_5V_EN42
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT8205B_5V/3D3VA2
46 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT8205B_5V/3D3VA2
46 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT8205B_5V/3D3VA2
46 90Thursday, May 27, 2010
<Core Design>
305kHz
Close to VFB Pin (pin5)
Close to VFB Pin (pin2)
375kHz
460kHz
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20AO/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00LO/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081H/S: FDS8884 23mohm/[email protected]/ 84.08884.037L/S: FDS6690AS 12mOhm/[email protected]/ 84.06690.E37
PWM only
CH2CH1 VREF(2V)
OperatingMode
OOA Auto Skip Auto Skip
SKIPSEL GNDVREG3 or VREG5TONSEL
GND
VREF
enable bothLDOs, VCLK onand ready toturn onswitcherchannels
OpenEN0 820k to GND
OperatingMode enable both LDOs,
VCLK off andready to turn onswitcher channels
GND
disable allcircuit
VREG3
VREG5
200kHz
245kHz
Design Current =7.57A11.89A<OCP<14.053A
Design Current = 7.3A11.45A<OCP< 16A
300kHz
D
365kHz
S G
G
D
265kHz
S
G
D
D
SG
S
0.55mA
0924
PR4604TPS51125 RT8205B
0R3J 4R7
PR4605TPS51125 RT8205B
0R3J 4R7
PR4622TPS51125 RT8205B
DY ASM
DYPR4616TPS51125 RT8205B
DYASM
PR4617 ASM
RT8205B(74.08208.A73):
74.51125.073
74.08205.B73
TPS51125
RT8205BGQW
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20BO/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00LO/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081H/S: FDS8884 23mohm/[email protected]/ 84.08884.037L/S: FDS6690AS 12mOhm/[email protected]/ 84.06690.E37
375kHz
460kHz
CH2CH1TONSEL
VREF
VREG3
VREG5
200kHz
300kHz
365kHz
250kHz
RT8205B(74.08205.B73):
460kHz365kHz
GND
1130
X01
X01
X01
X01
X02X02
-A00
-A00
-A00
1 2PG4604
GAP-CLOSE-PWR
PG4604
GAP-CLOSE-PWR
1 2 3 45678
S S S GDDDD PU4604FD
S6690AS-GP
S S S GDDDD PU4604FD
S6690AS-GP
1 2PG4605
GAP-CLOSE-PWR
PG4605
GAP-CLOSE-PWR
12 PR46190R0402-PADPR46190R0402-PAD
1 2
PG4631
GAP-CLOSE-PWR-3-GP
PG4631
GAP-CLOSE-PWR-3-GP
12
PR46072D2R5F-2-GP
DY PR46072D2R5F-2-GP
DY
1 2PG4630
GAP-CLOSE-PWR
PG4630
GAP-CLOSE-PWR
1 2PG4625
GAP-CLOSE-PWR
PG4625
GAP-CLOSE-PWR12
PG4626
GAP-C
LOSE-PW
R-3-G
P
PG4626
GAP-C
LOSE-PW
R-3-G
P
12
PTC4602ST220U6D
3VDM
-15GP
PTC4602ST220U6D
3VDM
-15GP
12PG4628
GAP-CLOSE-PWR
PG4628
GAP-CLOSE-PWR
12PG4603
GAP-CLOSE-PWR
PG4603
GAP-CLOSE-PWR
1 2PG4616
GAP-CLOSE-PWR
PG4616
GAP-CLOSE-PWR
1 2PG4608
GAP-CLOSE-PWR
PG4608
GAP-CLOSE-PWR
12PG4622
GAP-CLOSE-PWR
PG4622
GAP-CLOSE-PWR
12
PC4609SCD
01U50V2KX-1G
P
PC4609SCD
01U50V2KX-1G
P
1 2PR4605
4D7R3J-L1-GP
PR4605
4D7R3J-L1-GP
12PG4609
GAP-CLOSE-PWR
PG4609
GAP-CLOSE-PWR
12
PTC4603
ST220U6D
3VDM
-15GP
PTC4603
ST220U6D
3VDM
-15GP
12
PR46096K65R2F-GP
PR46096K65R2F-GP
1 2PG4614
GAP-CLOSE-PWR
PG4614
GAP-CLOSE-PWR
12
PC4613
SC10U
25V6KX-1GP
PC4613
SC10U
25V6KX-1GP
12
PR46062D2R5F-2-GP DYPR46062D2R5F-2-GP DY
12
3
PD4602BAT54S-5-GPPD4602BAT54S-5-GP
12 PR46160R0402-PAD
PR46160R0402-PAD
12
PC4621SC330P50V3JN-GPDYPC4621SC330P50V3JN-GPDY
1 2PG4621
GAP-CLOSE-PWR
PG4621
GAP-CLOSE-PWR
12 PR46180R2J-2-GPDY PR46180R2J-2-GPDY
12
PR461233KR2F-GPPR461233KR2F-GP
1 2PG4619
GAP-CLOSE-PWR
PG4619
GAP-CLOSE-PWR
12
PR461521K5R2F-GPPR461521K5R2F-GP
12
PC4612SCD
01U50V2KX-1G
P
PC4612SCD
01U50V2KX-1G
P
12
PC4623SC18P50V2JN-1-GPDYPC4623SC18P50V2JN-1-GPDY
12
PR4601127KR2F-GPPR4601127KR2F-GP
12PG4606
GAP-CLOSE-PWR
PG4606
GAP-CLOSE-PWR
12
PR461410KR2J-3-GPPR461410KR2J-3-GP
12
PC4603SCD1U25V3KX-GP
PC4603SCD1U25V3KX-GP
1 2PG4610
GAP-CLOSE-PWR
PG4610
GAP-CLOSE-PWR
12345 6 7 8
SSSGD D D D
PU4603FDS8884-GP
SSSGD D D D
PU4603FDS8884-GP
12
PC4619
SCD
1U10V2KX-4G
P
PC4619
SCD
1U10V2KX-4G
P 1 2PG4629
GAP-CLOSE-PWR
PG4629
GAP-CLOSE-PWR
12
PC4602
SC1KP50V2KX-1G
PPC
4602SC
1KP50V2KX-1GP
12
PC4607SCD1U25V3KX-GP
PC4607SCD1U25V3KX-GP
12
PR4603127KR2F-GPPR4603127KR2F-GP
1 2PC4617SCD1U25V3KX-GPPC4617SCD1U25V3KX-GP
12
PG4623
GAP-C
LOSE-PW
R-3-G
P
PG4623
GAP-C
LOSE-PW
R-3-G
P
1 2PG4627
GAP-CLOSE-PWR
PG4627
GAP-CLOSE-PWR
1 2PR46200R0402-PAD
PR46200R0402-PAD
12PG4624
GAP-CLOSE-PWR
PG4624
GAP-CLOSE-PWR
12
3
PD4601BAT54S-5-GP
PD4601BAT54S-5-GP
1 2PG4611
GAP-CLOSE-PWR
PG4611
GAP-CLOSE-PWR
1 2
PG4612GAP-CLOSE-PWR-3-GP
PG4612GAP-CLOSE-PWR-3-GP
12
PC4616SCD1U25V3KX-GP
PC4616SCD1U25V3KX-GP
12 PR46210R2J-2-GPDY PR46210R2J-2-GPDY
12
PC4610
SC10U
25V6KX-1GP
PC4610
SC10U
25V6KX-1GP
12
PC4614
SC10U
25V6KX-1GP
PC4614
SC10U
25V6KX-1GP
1 2PG4617
GAP-CLOSE-PWR
PG4617
GAP-CLOSE-PWR
12
PR46110R2J-2-GP
DY
PR46110R2J-2-GP
DY
12
PC4601SC18P50V2JN-1-GP
DYPC4601SC18P50V2JN-1-GP
DY
12
PR46100R2J-2-GPDYPR46100R2J-2-GPDY
12PG4620
GAP-CLOSE-PWR
PG4620
GAP-CLOSE-PWR
1 2
PL4602
IND-2D2UH-157-GP-U1
PL4602
IND-2D2UH-157-GP-U1
1 2 3456
PU4606DMN66D0LDW-7-GP
PU4606DMN66D0LDW-7-GP
G
SD
PQ46012N7002A-7-GPPQ46012N7002A-7-GP
12
PC4618
SCD
1U10V2KX-4G
P
PC4618
SCD
1U10V2KX-4G
P
12
PC4624SC18P50V2JN-1-GP
DYPC4624SC18P50V2JN-1-GP
DY
12PL4601
COIL-3D3UH-15-GP-UPL4601
COIL-3D3UH-15-GP-U
1 2 3 45678
S S S GDDDD PU4602
FDS8884-GP
S S S GDDDD PU4602
FDS8884-GP
12PG4607
GAP-CLOSE-PWR
PG4607
GAP-CLOSE-PWR
12
PC4604SCD1U25V3KX-GP
PC4604SCD1U25V3KX-GP
12
PC4611SC10U
25V6KX-1GP
DY
PC4611SC10U
25V6KX-1GP
DY
1 2PR4622
820KR3J-GP
PR4622
820KR3J-GP
12
PR461310KR2F-2-GP
PR461310KR2F-2-GP
12
PC4627
SC22U
6D3V5M
X-2GP
PC4627
SC22U
6D3V5M
X-2GP
12
PC4622
SCD
22U10V2KX-1G
P
PC4622
SCD
22U10V2KX-1G
P
12PG4602
GAP-CLOSE-PWR
PG4602
GAP-CLOSE-PWR
1 2PG4615
GAP-CLOSE-PWR
PG4615
GAP-CLOSE-PWR
12
PC4625SC
4D7U
10V5KX-4GP
PC4625SC
4D7U
10V5KX-4GP
1 2PG4618
GAP-CLOSE-PWR
PG4618
GAP-CLOSE-PWR
12
PC4608SCD1U25V3KX-GP
PC4608SCD1U25V3KX-GP
12
PC4615
SCD
01U50V2KX-1G
P
PC4615
SCD
01U50V2KX-1G
P
12
PC4626
SC10U
10V5KX-2GP
PC4626
SC10U
10V5KX-2GP
1 2PR4608 820KR2F-GPDYPR4608 820KR2F-GPDY
VIN
16
BOOT29
UGATE210
PHASE211
VOUT27
FB25
EN13
ENTRIP26
REF3
TONSEL4
SKIPSEL14V
RE
G3
8
VR
EG
517
LG1_CP 18
GND 25
PGND 15
ENTRIP1 1
PGOOD 23
FB1 2
VOUT1 24
PHASE1 20
UGATE1 21
BOOT1 22
LGATE212 LGATE1 19
PU4601
RT8205BGQW-GP-U
PU4601
RT8205BGQW-GP-U
12
PTC4601ST100U6D
3VBM-5G
P
DYPTC4601ST100U
6D3VBM
-5GP
DY
1 2PG4613
GAP-CLOSE-PWR
PG4613
GAP-CLOSE-PWR
12 PR46170R2J-2-GPDY PR46170R2J-2-GPDY
1 2PR4604
4D7R3J-L1-GP
PR4604
4D7R3J-L1-GP
12
PC46
05SC
18P5
0V2J
N-1
-GP
DY
PC46
05SC
18P5
0V2J
N-1
-GP
DY
12
PR4602100KR2J-1-GPPR4602100KR2J-1-GP
12
PC4620SC560P50V-GPDY PC4620SC560P50V-GPDY
12
PC4606SC1U25V3KX-1-GPPC4606SC1U25V3KX-1-GP
12345 6 7 8
SSSGD D D D
PU4605 FDS6690AS-G
PSSSG
D D D D
PU4605 FDS6690AS-G
P
12PG4601
GAP-CLOSE-PWR
PG4601
GAP-CLOSE-PWR
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PHASE0
ISP1ISN1
UGATE_NB
ISP1_R
ISP0_R
LGATE_NB
6265_FB1_R
6265_FB1_C
6265_FB0_R
6265_FB0_C
BOOT_NB BOOT_NB_R
6265
_VIN
ISP0ISN0
6265
_CO
MP_
NB
6265
_FB_
NB
6265_VDIFF0
UGATE1
6265
_VSE
N0
6265_FB06265_COMP0
PHAS
E_N
B_R
6265_VW0
6265
_OFS
/VFI
XEN
ISN
0
BOOT_NB
CPU_SVC_R
PHASE_NB
6265_OCSET
CPU_SVD_R
LGATE0
6265
_VD
IFF1
LGATE1
PHASE1
6265
_VC
C
6265
_FB1
6265
_CO
MP1
6265
_VW
1
BOOT1
VCC_CORE_EN
BOOT0_R
PHASE_NB
UGATE_NB
BOOT0
6265
_FSE
T_N
B
ISN
1
CPU
_VD
DN
B_R
UN
_FB_
H_R
PHASE1
BOOT1_RBOOT1
ISP1
6265_RBIAS
BOOT0UGATE0PHASE0
LGATE_NB
6265
_VSE
N1
6265
_RTN
0
6265_FB_NB_R
PHASE_NB
CPU_VDDNB_RUN_FB_L_R
PHASEN
B_RC
LGATE0
PHAS
E0_R
CPH
ASE1
_RC
LGATE1
UGATE0
UGATE1
ISP0
6265
_RTN
1
+5V_RUN +3.3V_RUN
GNDA_VCORE
GNDA_VCORE
+5V_RUN
GNDA_VCORE
GNDA_VCORE
GNDA_VCORE
+VCC_CORE
+VCC_CORE
GNDA_VCORE
+VCC_CORE
+VDDNB
+VDDNB
+VCC_CORE
+1.8V_RUN
+3.3V_RUN
+PWR_SRC
GNDA_VCORE
+PWR_SRC
+5V_RUN
+PWR_SRC
+PWR_SRC
CPU_VDD0_RUN_FB_H10CPU_VDD0_RUN_FB_L10
CPU_SVC10IMVP_VR_ON37
CPU_PWRGD_SVID_REG10CPU_SVD10
IMVP_PWRGD37,41,50,51
CPU_VDD1_RUN_FB_H10CPU_VDD1_RUN_FB_L10
CPU_VDDNB_RUN_FB_H 10
CPU_VDDNB_RUN_FB_L 10
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VREG : +VCC_CORE&+VDDNBA2
47 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VREG : +VCC_CORE&+VDDNBA2
47 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VREG : +VCC_CORE&+VDDNBA2
47 90Thursday, May 27, 2010
<Core Design>
1%
Close to CPU socket
SSID = CPU.Regulator
+VCC_COREDesign Current: 36A39.6A<OCP<54A
+VDDNBDesign Current: 2.8APeak current: 4A4.4A<OCP<5.6A
G S
D
G S
D
D
SG
Parallel
G S
D
ISL6265HRTZ-T for +VCC_CORE&+VDDNB
X0106/11 modify1.Change PU3501 Ver. from ISL6265HRTZ to ISL6265AHRTZ
D
G S
D
G S
0907
0907
10mA
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm Isat =60Arms 68.R3610.20CO/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01H/S: SiS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037L/S: SiS402DN/ POWERPAK-8/ 6.4mOhm/[email protected]/ 84.00402.037
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor:4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20DO/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01H/S:VISHAY SIS412DN-T1-GE3/ 24mohm/[email protected]/ 84.00412.037L/S:VISHAY SIS412DN-T1-GE3/ 24mohm/[email protected]/ 84.00412.037
74.06265.B73
X02
X01
X01
X01
X01
-A00
-A00
-A00
-A00
-A00
12
PC4733
SC1200P50V2KX-1G
P
DY
PC4733
SC1200P50V2KX-1G
P
DY
12345 6 7 8
SSSD D D D
G
PU4706
SIS406DN
-T1-GE3-G
PSSS
D D D D
G
PU4706
SIS406DN
-T1-GE3-G
P
1 2PR4737
249R2F-GP
PR4737
249R2F-GP
12345 6 7 8
SSSD D D D
G
PU4708SIS402DN
-T1-GE3-G
P
SSSD D D D
G
PU4708SIS402DN
-T1-GE3-G
P
1 2PC4704
SC1KP50V2KX-1GP
PC4704
SC1KP50V2KX-1GP
1 2
PR4732
NTC-10K-26-GPDYPR4732
NTC-10K-26-GPDY
1 2PC4708
SCD22U25V3KX-GP
PC4708
SCD22U25V3KX-GP
1 2PR4703
2R3J-GP
PR4703
2R3J-GP
12
PTC4706
SE100U25VM
-14GP
DY
PTC4706
SE100U25VM
-14GP
DY
1 2PR47076K8R2F-2-GP
PR47076K8R2F-2-GP
12
PC47
21SC
330P
50V3
JN-G
P
DY PC47
21SC
330P
50V3
JN-G
P
DY
1 2
PR4712
0R0402-PAD
PR4712
0R0402-PAD
12
PC4728
SC1200P50V2KX-1G
P
PC4728
SC1200P50V2KX-1G
P
12
PC4738
SCD
1U25V2ZY-1G
P
PC4738
SCD
1U25V2ZY-1G
P
1 2PR4731
10R2F-L-GPDY
PR4731
10R2F-L-GPDY
1 2PR4749
4K02R2F-GP
PR4749
4K02R2F-GP
1 2PR4720 93K1R2F-L-GPPR4720 93K1R2F-L-GP1 2PR47190R0402-PAD
PR47190R0402-PAD
1 2PR4701
2R3J-GP
PR4701
2R3J-GP
1 2PR4741
1KR2F-3-GPDYPR4741
1KR2F-3-GPDY
1 2PG4701
GAP-CLOSE-PWR
PG4701
GAP-CLOSE-PWR
1 2PR4708
0R3J-0-U-GP
PR4708
0R3J-0-U-GP
OFS/VFIXEN1
PGOOD2PWROK3
SVD4SVC5ENABLE6
RBIAS7OCSET8
VDIFF09FB010COMP011
VW012IS
P0
13IS
N0
14V
SE
N0
15R
TN0
16R
TN1
17V
SE
N1
18V
DIF
F119
FB1
20C
OM
P1
21V
W1
22IS
P1
23IS
N1
24
VIN
48V
CC
47FB
_NB
46C
OM
P_N
B45
FSE
T_N
B44
VS
EN
_NB
43R
TN_N
B42
OC
SE
T_N
B41
PG
ND
_NB
40LG
ATE
_NB
39P
HA
SE
_NB
38U
GA
TE_N
B37
GN
D49
BOOT_NB 36
BOOT0 35UGATE0 34
PHASE0 33PGND0 32
LGATE0 31
PVCC 30LGATE1 29
PGND1 28PHASE1 27UGATE1 26
BOOT1 25
PU4701
ISL6265AHRTZ-T-GP
PU4701
ISL6265AHRTZ-T-GP
12
PC4701
SC1U
16V3KX-2GP
PC4701
SC1U
16V3KX-2GP
12
PTC4703
SE330U2VD
M-L-G
P
PTC4703
SE330U2VD
M-L-G
P
12
PC4740
SCD
22U10V2KX-1G
P
DY
PC4740
SCD
22U10V2KX-1G
P
DY
12
PC4730
SC10U
25V6KX-1GP
PC4730
SC10U
25V6KX-1GP
1 2PC4735
SCD22U25V3KX-GP
PC4735
SCD22U25V3KX-GP
12
PC4731
SC10U
25V6KX-1GP
PC4731
SC10U
25V6KX-1GP
12
PTC4709
SE330U2VD
M-L-G
P
PTC4709
SE330U2VD
M-L-G
P
12
PC4717
SCD
1U25V2ZY-1G
P
PC4717
SCD
1U25V2ZY-1G
P
12345 6 7 8
SSSD D D D
G
PU4711SIS406DN-T1-GE3-GP
SSSD D D D
G
PU4711SIS406DN-T1-GE3-GP
1 2PC4719
SCD22U25V3KX-GP
PC4719
SCD22U25V3KX-GP
1 2PR4702
44K2R2F-1-GP
PR4702
44K2R2F-1-GP
12
PC4734
SCD
1U50V3KX-G
P
PC4734
SCD
1U50V3KX-G
P
1 2
PR4751
NTC-10K-26-GPDYPR4751
NTC-10K-26-GPDY
12
PR4735
10R2J-2-G
PPR
473510R
2J-2-GP
12
PC4711SC330P50V3JN-GPDYPC4711SC330P50V3JN-GPDY
12345 6 7 8
SSSD D D D
G
PU4710SIS406DN-T1-GE3-GP
SSSD D D D
G
PU4710SIS406DN-T1-GE3-GP
12345 6 7 8
SSSD D D D
G
PU4709SIS402DN
-T1-GE3-G
P
SSSD D D D
G
PU4709SIS402DN
-T1-GE3-G
P
12
PTC4701
SE330U2VD
M-L-G
P
PTC4701
SE330U2VD
M-L-G
P
12
PR4727
0R2J-2-G
P
PR4727
0R2J-2-G
P
1 2PR4739
1KR2F-3-GP
PR4739
1KR2F-3-GP
12345 6 7 8
SSSD D D D
G
PU4707SIS402DN
-T1-GE3-G
PSSS
D D D D
G
PU4707SIS402DN
-T1-GE3-G
P
12
PR4710
0R2J-2-G
P
DY
PR4710
0R2J-2-G
P
DY
12345 6 7 8
SSSD D D D
G
PU4704
SIS406DN
-T1-GE3-G
PSSS
D D D D
G
PU4704
SIS406DN
-T1-GE3-G
P
1 2PR4721 24KR2F-GPPR4721 24KR2F-GP
12
PC4710
SC4D
7U6D
3V5KX-3GP
PC4710
SC4D
7U6D
3V5KX-3GP
1 2PR4746
1R3J-L1-GP
PR4746
1R3J-L1-GP
1 2PR4718 0R0402-PADPR4718 0R0402-PAD
12
PG47
02G
AP-C
LOSE
-PW
R-3
-GP
PG47
02G
AP-C
LOSE
-PW
R-3
-GP
1 2PC4736
SCD1U16V3KX-3GP
PC4736
SCD1U16V3KX-3GP
1 2PC4722
SC1KP50V2KX-1GPDY
PC4722
SC1KP50V2KX-1GPDY
1 2PR4729 0R0402-PADPR4729 0R0402-PAD
1 2PC4723
SC4700P50V2KX-1GP
PC4723
SC4700P50V2KX-1GP
12
PR47
252D
2R5F
-2-G
P
DY
PR47
252D
2R5F
-2-G
P
DY
1 2PC4720
SCD1U16V3KX-3GP
PC4720
SCD1U16V3KX-3GP1 2PR4730 0R0402-PADPR4730 0R0402-PAD
12
PR4723
1KR2J-1-G
P
PR4723
1KR2J-1-G
P
1 2PC4725
SC1KP50V2KX-1GP
PC4725
SC1KP50V2KX-1GP
12
PTC4708
SE330U2VD
M-L-G
P
DY
PTC4708
SE330U2VD
M-L-G
P
DY
12
PR4743
54K9R2F-L-G
P
DY
PR4743
54K9R2F-L-G
P
DY
1 2
PR4742
6K81R2F-1-GPDYPR4742
6K81R2F-1-GPDY
12
PR47090R0402-PADPR47090R0402-PAD
12
PC47
37SC
330P
50V3
JN-G
P
DY PC47
37SC
330P
50V3
JN-G
P
DY
1 2PR4733 0R0402-PADPR4733 0R0402-PAD
12
PC4714
SC10U
25V6KX-1GP
PC4714
SC10U
25V6KX-1GP
12345 6 7 8
SSSGD D D D PU
4703
SIS412DN
-T1-GE3-G
P
SSSGD D D D PU
4703
SIS412DN
-T1-GE3-G
P
12
PC4707
SCD
1U50V3KX-G
P
PC4707
SCD
1U50V3KX-G
P 1 2PL4702
IND-4D7UH-88-GP
PL4702
IND-4D7UH-88-GP
12345 6 7 8
SSSGD D D D PU
4702
SIS412DN
-T1-GE3-G
P
SSSGD D D D PU
4702
SIS412DN
-T1-GE3-G
P
12
PC4729
SC10U
25V6KX-1GP
PC4729
SC10U
25V6KX-1GP
1 2PR4734 0R0402-PADPR4734 0R0402-PAD
1 2PR4717 0R0402-PADPR4717 0R0402-PAD
12
PC4715
SC10U
25V6KX-1GP
PC4715
SC10U
25V6KX-1GP
12
PTC4705
SE330U2VD
M-L-G
P
PTC4705
SE330U2VD
M-L-G
P
1 2PC4724
SC180P50V2JN-1GP
PC4724
SC180P50V2JN-1GP
12
PC4709
SC1U
10V2KX-1GP
PC4709
SC1U
10V2KX-1GP
12
PR4736
10R2J-2-G
P
DY
PR4736
10R2J-2-G
P
DY
12
PTC4704
SE330U2VD
M-L-G
P
PTC4704
SE330U2VD
M-L-G
P
1 2PC4727
SC180P50V2JN-1GPDY
PC4727
SC180P50V2JN-1GPDY
12
PR4714
10KR2J-3-G
P
DY
PR4714
10KR2J-3-G
P
DY
12
PR47112D2R5F-2-GP
DY PR47112D2R5F-2-GP
DY
12
PR4716
10R2F-L-G
P
PR4716
10R2F-L-G
P
12
PC4718
SCD
01U50V2KX-1G
P
DY
PC4718
SCD
01U50V2KX-1G
P
DY
1 2PC4702
SC33P50V2JN-3GP
PC4702
SC33P50V2JN-3GP
1 2PR4738
249R2F-GPDY
PR4738
249R2F-GPDY
12345 6 7 8
SSSD D D D
G
PU4705SIS402DN
-T1-GE3-G
PSSS
D D D D
G
PU4705SIS402DN
-T1-GE3-G
P
12
PC4741
SCD
22U10V2KX-1G
P
DY
PC4741
SCD
22U10V2KX-1G
P
DY
12
PR4722
16KR2F-G
P
PR4722
16KR2F-G
P
12
PR47
472D
2R5F
-2-G
P
DY
PR47
472D
2R5F
-2-G
P
DY
1 2PR4740
6K81R2F-1-GP
PR4740
6K81R2F-1-GP
1 2
PR4706
0R0402-PAD
PR4706
0R0402-PAD
12
PC4742
SCD
22U10V2KX-1G
P
DY
PC4742
SCD
22U10V2KX-1G
P
DY
12
PC4705
SC10U
25V6KX-1GP
PC4705
SC10U
25V6KX-1GP
1 2PR4728
4K02R2F-GP
PR4728
4K02R2F-GP
12
PR4726
10R2J-2-G
P
PR4726
10R2J-2-G
P
12
PC4713
SC10U
25V6KX-1GP
PC4713
SC10U
25V6KX-1GP
1 2PR4724
1R3J-L1-GP
PR4724
1R3J-L1-GP
12
PR4748
16KR2F-G
P
PR4748
16KR2F-G
P
12
PC4739
SCD
22U10V2KX-1G
P
DY
PC4739
SCD
22U10V2KX-1G
P
DY
12
PR4744
54K9R2F-L-G
P
PR4744
54K9R2F-L-G
P
12
PR4715
0R2J-2-G
P DY
PR4715
0R2J-2-G
P DY
1 2
PL4703
COIL-D36UH-3-GP-U
PL4703
COIL-D36UH-3-GP-U
12
PG47
03G
AP-C
LOSE
-PW
R-3
-GP
PG47
03G
AP-C
LOSE
-PW
R-3
-GP
1 2
PL4701
COIL-D36UH-3-GP-U
PL4701
COIL-D36UH-3-GP-U
12
PR4713
10KR2J-3-G
P
PR4713
10KR2J-3-G
P
12
PR4705
10R2J-2-G
P
PR4705
10R2J-2-G
P
1 2PC4726
SC4700P50V2KX-1GPDY
PC4726
SC4700P50V2KX-1GPDY
1 2PR4704
22KR2F-GP
PR4704
22KR2F-GP
1 2PR4750
10R2F-L-GPDY
PR4750
10R2F-L-GPDY
1 2PC4703
SC1200P50V2KX-1GP
PC4703
SC1200P50V2KX-1GP
12
PC4712
SC2D
2U10V3KX-1G
P
PC4712
SC2D
2U10V3KX-1G
P
12
PTC4707
SE330U2VD
M-L-G
P
PTC4707
SE330U2VD
M-L-G
P
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.1V_ALW_ADJ+1.1V_VOUT_EN
1.1V_RUN_PWRGD
+3.3V_ALW
+5V_ALW
+1.1V_ALW_P +1.1V_ALW
3V_5V_POK37,46
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT9025_+1.1VALWA3
48 90Thursday, May 27, 2010
<Core Design>
Ansenal DJ1 AMD UMA
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT9025_+1.1VALWA3
48 90Thursday, May 27, 2010
<Core Design>
Ansenal DJ1 AMD UMA
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT9025_+1.1VALWA3
48 90Thursday, May 27, 2010
<Core Design>
Ansenal DJ1 AMD UMA
RT9025 for +1.1V_ALW
SSID = PWR.Plane.Regulator_+1.1V_RUN
Vout=0.8V*(R1+R2)/R2
1.2mA
Vo=0.8*(1+(R1/R2))
Design Current = 0.4A
X01
1
TP4802TP4802
1 2PR4810
2K2R2J-2-GPDYPR4810
2K2R2J-2-GPDY
12
PR4811
2K7R2F-GP
PR4811
2K7R2F-GP
12
PC4811
SC4700P50V2KX-1G
P
DY
PC4811
SC4700P50V2KX-1G
P
DY
12
PC4812
SC10U
6D3V5M
X-3GP
PC4812
SC10U
6D3V5M
X-3GP
12
PC4808
SCD
01U16V2KX-3G
P
DY
PC4808
SCD
01U16V2KX-3G
P
DY
12
PC4810
SC22U
6D3V5M
X-2GP
DY
PC4810
SC22U
6D3V5M
X-2GP
DY
12
PR481210KR2J-3-GP
PR481210KR2J-3-GP
12
PR48091K02R2F-1-G
P
PR48091K02R2F-1-G
P
1 2PG4804
GAP-CLOSE-PWR
PG4804
GAP-CLOSE-PWR12
PC4809
SC22U
6D3V5M
X-2GP
PC4809
SC22U
6D3V5M
X-2GP
1 2PG4803
GAP-CLOSE-PWR
PG4803
GAP-CLOSE-PWR1
2
PC4813
SC1U
10V3KX-3GP
PC4813
SC1U
10V3KX-3GP
PGOOD1 EN2 VIN3 VDD4 NC#5 5VOUT 6
ADJ 7GND 8
GN
D9
PU4802RT9025-25PSP-GPPU4802RT9025-25PSP-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
51116_VDD
51116_VDD1
TPS51116_LGT
TPS51116_PHS
+1.5V_SUS_P1
TPS51116_LGT
TPS51116_VDDQSNS
TPS51116_VBST
TPS51116_UGT
51116_VDDQSET
TPS51116_PHS
TPS51116_VBST1
TPS51116_PHS_SET
TPS51116_VDDQSNS
TPS51116_UGT
TPS51116_VBST
51116_VDDQSET
0D75V_EN
0D75V_EN
+V_DRR_REF1
+5116_PWR_SRC1
+1.5V_SUS
+1.5V_SUS_P
+5116_PWR_SRC
+5116_PWR_SRC
+0D75V_DDR_P +0.75V_DDR_VTT
+PWR_SRC
+0D75V_DDR_P
+0D75V_DDR_P
+3.3V_RUN
+5V_ALW
+5V_ALW
+5V_ALW
+1.5V_SUS_P
+V_DDR_REF
+1.5V_SUS_P
+1.5V_SUS_P
+5116_PWR_SRC
+5V_ALW
+5V_ALW
PM_SLP_S5#21,37
PM_SLP_S3#21,37,41,42,50,52,54
PM_SLP_S5#21,37
RUNPWROK51,52
1.5V_RUN_EN37,42
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA X02
RT8207GQW_+1.5V_SUSCustom
49 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA X02
RT8207GQW_+1.5V_SUSCustom
49 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA X02
RT8207GQW_+1.5V_SUSCustom
49 90Thursday, May 27, 2010
<Core Design>
-A00
-A00
1029
Design Current = 0.7A
TI51116 RT8207
PR4906 Non_ASM ASM
0622
X01
0.8mA
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10JO/P cap: 220U 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20LH/S: FDS8880 9.6mohm/[email protected]/ 84.08880.037L/S: FDS6676AS 5.9mOhm/[email protected]/ 84.06676.A37
VDDQSET VDDQ (V) VTTREF and VTT NOTE
GND
V5IN
FB Resistors
2.5
Adjustable
1.8
VVDDQSNS/2
VVDDQSNS/2
VVDDQSNS/2
DDR
DDR2
1.5 V < VVDDQ < 3 V
State S3 S5 VDDR VTTREF VTT
S0
S3
S4/S5
Hi Hi
HiLo
Lo Lo
On
On
On
On
On
Off Off Off
Off(Hi-Z)
SSID = PWR.Plane.Regulator_1p5v0p75v
Close to VFB Pin (pin5)
Design Current = 9.44A12.7A<OCP< 14.2A
1 2PG4908
GAP-CLOSE-PWR
PG4908
GAP-CLOSE-PWR
1 2PR4902
7K68R2F-GPPR4902
7K68R2F-GP
12
PR49015D1R3J-GPPR49015D1R3J-GP
12345 6 7 8
SSSD D D D
G
PU4903
SIR
460DP
-T1-GE
3-GP
SSSD D D D
G
PU4903
SIR
460DP
-T1-GE
3-GP
1 2PR4910 0R0402-PADPR4910 0R0402-PAD
12
PC
4922
SC
10U
25V
6KX
-1G
PP
C49
22S
C10
U25
V6K
X-1
GP
VTT24
VTTR
EF5
FB 9
VTTSNS2
VDD
P15
VLDOIN23
PHASE 20
UGATE 21
CS
16
S511
VTTGND1
PGOOD13
VDDQ 8
BOOT 22
LGATE 19
GN
D3
MODE4
PGND 18
DEM 6
S310
NC#17 17
VDD
14
TON12
NC#77
GN
D25
PU4901
RT8207GQW-GP
PU4901
RT8207GQW-GP
12
PC
4911
SC
D1U
50V
3KX
-GP
PC
4911
SC
D1U
50V
3KX
-GP
1 2PR4908
0R3J-0-U-GP
PR4908
0R3J-0-U-GP
1 2PG4904
GAP-CLOSE-PWR
PG4904
GAP-CLOSE-PWR
1 2PR4907 0R2J-2-GPDYPR4907 0R2J-2-GPDY
1 2
PL4901
COIL-1D5UH-25-GP-U
PL4901
COIL-1D5UH-25-GP-U
12
PC
4918
SC
4D7U
6D3V
5KX
-3G
PP
C49
18S
C4D
7U6D
3V5K
X-3
GP
1 2PG4910
GAP-CLOSE-PWR
PG4910
GAP-CLOSE-PWR
1 2PG4916
GAP-CLOSE-PWR
PG4916
GAP-CLOSE-PWR
21
PD4901CH551H-30PT-GP
DY PD4901CH551H-30PT-GP
DY
1 2PG4914
GAP-CLOSE-PWR
PG4914
GAP-CLOSE-PWR
1 2PG4920
GAP-CLOSE-PWR
PG4920
GAP-CLOSE-PWR
1 2PG4917
GAP-CLOSE-PWR
PG4917
GAP-CLOSE-PWR
12
PR4905100KR2J-1-GPPR4905100KR2J-1-GP
1 2PR4904 0R2J-2-GPDYPR4904 0R2J-2-GPDY
12
PC4907SC1U10V3KX-3GP
DY PC4907SC1U10V3KX-3GP
DY
12PG4903
GAP-CLOSE-PWR
PG4903
GAP-CLOSE-PWR
12
PC
4913
SC
D1U
10V
2KX
-5G
PP
C49
13S
CD
1U10
V2K
X-5
GP
1 2PG4913
GAP-CLOSE-PWR
PG4913
GAP-CLOSE-PWR
12PG4911
GAP-CLOSE-PWR
PG4911
GAP-CLOSE-PWR
12
PC
4915
SC
10U
6D3V
5MX
-3G
PP
C49
15S
C10
U6D
3V5M
X-3
GP
12
PC4908SCD033U16V3KX-GPPC4908SCD033U16V3KX-GP
12
PC
4919
SC
D1U
10V
2KX
-5G
PP
C49
19S
CD
1U10
V2K
X-5
GP 1 2
PG4919
GAP-CLOSE-PWR
PG4919
GAP-CLOSE-PWR
1 2PG4915
GAP-CLOSE-PWR
PG4915
GAP-CLOSE-PWR
1 2PG4912
GAP-CLOSE-PWR
PG4912
GAP-CLOSE-PWR
1 2
PC4902SC1KP50V2KX-1GP
PC4902SC1KP50V2KX-1GP
12
PC
4912
SC
4D7U
25V
5KX
-GP
PC
4912
SC
4D7U
25V
5KX
-GP
12
PC
4903
SC
1U10
V3K
X-3
GP
PC
4903
SC
1U10
V3K
X-3
GP
1 2PR4911
0R2J-2-GPDYPR4911
0R2J-2-GPDY
1 2PR4903 0R0402-PADPR4903 0R0402-PAD
12
PC
4909
SC
10U
25V
6KX
-1G
PP
C49
09S
C10
U25
V6K
X-1
GP
12
PC4906SC1KP50V2KX-1GP DYPC4906SC1KP50V2KX-1GP DY
1 2PG4902
GAP-CLOSE-PWR
PG4902
GAP-CLOSE-PWR
12
PR49132D2R5F-2-GPDY PR49132D2R5F-2-GPDY
1 2PG4901
GAP-CLOSE-PWR
PG4901
GAP-CLOSE-PWR
1 2PR49120R0603-PAD
PR49120R0603-PAD
12PG4905
GAP-CLOSE-PWR
PG4905
GAP-CLOSE-PWR
1 2
PC4917SCD1U25V3KX-GP
PC4917SCD1U25V3KX-GP
12
PC4921SC18P50V2JN-1-GP
DY PC4921SC18P50V2JN-1-GP
DY
1 2PR4909 1M1R2J-GPDYPR4909 1M1R2J-GPDY
12
PG
4918
GA
P-C
LOS
E-P
WR
-3-G
PP
G49
18G
AP
-CLO
SE
-PW
R-3
-GP 1
2 PTC
4901
SE
220U
2VD
M-8
GP
PTC
4901
SE
220U
2VD
M-8
GP
12
PC
4916
SC
10U
6D3V
5MX
-3G
PP
C49
16S
C10
U6D
3V5M
X-3
GP
12345 6 7 8
SSGD D D D
S
PU4902
SI7686D
P-T1-G
P
SSGD D D D
S
PU4902
SI7686D
P-T1-G
P
12PG4909
GAP-CLOSE-PWR
PG4909
GAP-CLOSE-PWR
12
PR491430KR2F-GP
PR491430KR2F-GP
12
PC
4914
SC
10U
6D3V
5MX
-3G
PP
C49
14S
C10
U6D
3V5M
X-3
GP
12 PTC
4902
SE
220U
2VD
M-8
GP
DY
PTC
4902
SE
220U
2VD
M-8
GP
DY1 2
PG4921
GAP-CLOSE-PWR
PG4921
GAP-CLOSE-PWR
12
PC4920SC330P50V3JN-GPDYPC4920SC330P50V3JN-GPDY
12
PC4905SC1U10V3KX-3GP
PC4905SC1U10V3KX-3GP
12PG4907
GAP-CLOSE-PWR
PG4907
GAP-CLOSE-PWR
12
PR491530KR2F-GP
PR491530KR2F-GP
1 2PG4906
GAP-CLOSE-PWR
PG4906
GAP-CLOSE-PWR
12
PC4904SCD1U10V2KX-4GP
DYPC4904SCD1U10V2KX-4GP
DY
12 PC4901
SC1U10V3KX-3GPPC4901
SC1U10V3KX-3GP
1 2PR4906 620KR2F-GPPR4906 620KR2F-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VDDC_LL+VDDC_FB
+VDDC_FB
+VDDC_VOUT
+VDDC__TON
+VDDC_DRVL+VDDC_DRVH
+VDDC_BST
+VDDC_LL1
+VDDC_TRIP
+VDDC_EN
+VDDC_VOUT
+VDDC_V5FILT
+PWR_SRC_+VDDC
+5V_ALW
+5V_ALW
+1.1V_RUN
+PWR_SRC +PWR_SRC_+VDDC
VDDC_PWRGD 37,41PM_SLP_S3#21,37,41,42,49,52,54
IMVP_PWRGD37,41,47,51
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT8209 +1.1V_RUNA3
50 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT8209 +1.1V_RUNA3
50 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT8209 +1.1V_RUNA3
50 90Thursday, May 27, 2010
<Core Design>
SSID = PWR.Plane.Regulator_VDDC
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10LH/S: SI7686DP/ POWERPAK-8/11mOhm/[email protected]/ 84.07686.037L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/[email protected]/ 84.00460.037
Design Current =12.5A13.8A<OCP <17.5A
Vout=0.75V*(R1+R2)/R2
0.4mA
1020
PR5002PR5001
4.7 ohmRT8209E 10 ohm
0 ohm
*DEFAULT
*300 ohmTPS51117
PWM TYPE
X00
1126
X01
0307
-A00
1 2
PL5001
COIL-1D5UH-25-GP-U
PL5001
COIL-1D5UH-25-GP-U
1 2PG5006
GAP-CLOSE-PWR
PG5006
GAP-CLOSE-PWR
12
PC5006SC330P50V3JN-GPDYPC5006SC330P50V3JN-GPDY
1 2PR5012 100KR2J-1-GPDYPR5012 100KR2J-1-GPDY
12345 6 7 8
SSSD D D D
G
PU5002
SIR460D
P-T1-GE3-G
PSSS
D D D D
G
PU5002
SIR460D
P-T1-GE3-G
P
12
PC5002SC1U10V3KX-3GPPC5002SC1U10V3KX-3GP
12 PC
5011
SC10
U25
V6KX
-1G
PPC
5011
SC10
U25
V6KX
-1G
P
12
PC5001SC1U10V3KX-3GP
PC5001SC1U10V3KX-3GP
EN/DEM1TON2
VOUT 3
VDD4
FB5
PGOOD 6GND 7
PGND 8
LGATE 9VDDP10
CS11
PHASE 12
UGATE 13
BOOT14
NC#15 15
PU5001
RT8209EGQW-GP
PU5001
RT8209EGQW-GP
12 PC
5004
SC10
U25
V6KX
-1G
PPC
5004
SC10
U25
V6KX
-1G
P
12 PC
5003
SCD
1U50
V3KX
-GP
PC50
03SC
D1U
50V3
KX-G
P
1 2PG5008
GAP-CLOSE-PWR
PG5008
GAP-CLOSE-PWR
12
PC50
10SC
D1U
10V2
KX-5
GP
PC50
10SC
D1U
10V2
KX-5
GP
1 2PC5009
SCD1U25V3KX-GP
PC5009
SCD1U25V3KX-GP1
2
PC5008SC4700P50V2KX-1GP
DYPC5008SC4700P50V2KX-1GP
DY
12
PR50
0420
0KR
2J-L
1-G
PPR
5004
200K
R2J
-L1-
GP
1 2PR5016 0R0402-PADPR5016 0R0402-PAD
12
PTC
5002
ST33
0U2V
DM
-3G
PPT
C50
02ST
330U
2VD
M-3
GP
12
PR50108K25R2F-1-GPPR50108K25R2F-1-GP
12
PG50
14G
AP-C
LOSE
-PW
R-3
-GP
PG50
14G
AP-C
LOSE
-PW
R-3
-GP
1 2PG5001
GAP-CLOSE-PWR
PG5001
GAP-CLOSE-PWR
1 2PG5003
GAP-CLOSE-PWR
PG5003
GAP-CLOSE-PWR
12345 6 7 8
SSGD D D D
S
PU5003
SI7686DP-T1-G
P
SSGD D D D
S
PU5003
SI7686DP-T1-G
P
1 2PG5007
GAP-CLOSE-PWR
PG5007
GAP-CLOSE-PWR
12
PR500823K7R2F-GP
PR500823K7R2F-GP
12
PR500549K9R2F-L-GP
PR500549K9R2F-L-GP
12
PR5001
10R3J-3-G
P
PR5001
10R3J-3-G
P
1 2PG5018
GAP-CLOSE-PWR
PG5018
GAP-CLOSE-PWR
KA
PD5001B0530WS-7-F-GPPD5001B0530WS-7-F-GP
12
PC50
07SC
2200
P50V
2KX-
2GP
PC50
07SC
2200
P50V
2KX-
2GP
1 2PR5002
4D7R3J-L1-GP
PR5002
4D7R3J-L1-GP
12
PR50032D2R5F-2-GP
DY PR50032D2R5F-2-GP
DY
1 2PG5005
GAP-CLOSE-PWR
PG5005
GAP-CLOSE-PWR
12
PTC
5001
ST33
0U2V
DM
-3G
P
DY
PTC
5001
ST33
0U2V
DM
-3G
P
DY
1 2PG5004
GAP-CLOSE-PWR
PG5004
GAP-CLOSE-PWR
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VDDR_EN +VDDR_ADJ
VDDR_SEL_CNTL
VDD
RSE
L_R
+1.5V_SUS
+5V_ALW
+VDDR_P +CPU_VDDR
+3.3V_RUN
IMVP_PWRGD37,41,47,50
RUNPWROK49,52
VDDR_SEL20,24
MEM_1V522
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT9025 +VDDRA3
51 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT9025 +VDDRA3
51 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RT9025 +VDDRA3
51 90Thursday, May 27, 2010
<Core Design>
Vout=0.8V*(R1+R2)/R2
RT9025 for +VDDR
+1.5V_RUN +/- 5%Design Current: 0.805APeak current 1.15A
Vo=0.8*(1+(R1/R2))
0.9VL
+CPU_VDDR
1.05VH
VDDR_SEL
SSID = PWR.Plane.Regulator_VDDR
1.2mA
X00
X00
12
PC5106
SC10U
6D3V5M
X-3GP
PC5106
SC10U
6D3V5M
X-3GP
1 2PR5101
2K2R2J-2-GPPR5101
2K2R2J-2-GP 12
PC5105
SCD
01U16V2KX-3G
P
DY
PC5105
SCD
01U16V2KX-3G
P
DY
12
3PD5101
BAT54A-3-GPPD5101
BAT54A-3-GP
1 2PG5103
GAP-CLOSE-PWR
PG5103
GAP-CLOSE-PWR
12
PC5101
SC1U
10V3KX-3GP
PC5101
SC1U
10V3KX-3GP
12
PC5104
SC4700P50V2KX-1G
P
DY
PC5104
SC4700P50V2KX-1G
P
DY
12
PC5107
SC22U
6D3V5M
X-2GP
PC5107
SC22U
6D3V5M
X-2GP
1 2PG5101
GAP-CLOSE-PWR
PG5101
GAP-CLOSE-PWR
12
PR510510KR2F-2-GP
PR510510KR2F-2-GP
1 2PG5102
GAP-CLOSE-PWR
PG5102
GAP-CLOSE-PWR
1 2PR5108 0R2J-2-GPDYPR5108 0R2J-2-GPDY
12
PR51075K62R2F-GPPR51075K62R2F-GP
12PR5103
10KR2F-2-GP
PR5103
10KR2F-2-GP
PGOOD1 EN2 VIN3 VDD4 NC#5 5VOUT 6
ADJ 7GND 8
GN
D9
PU5101RT9025-25PSP-GPPU5101RT9025-25PSP-GP
12
PR5102
1K05R2F-G
P
PR5102
1K05R2F-G
P
12
PR51068K2R2F-1-GPPR51068K2R2F-1-GP
12
PC5103
SC22U
6D3V5M
X-2GP
DY
PC5103
SC22U
6D3V5M
X-2GP
DY
12 PC
5102
SCD
047U
16V2
KX-1
-GP
DY
PC51
02
SCD
047U
16V2
KX-1
-GP
DY
12
PR51
0410
0KR
2J-1
-GP
DY
PR51
0410
0KR
2J-1
-GP
DY
G
SD
PQ5101
2N7002-7F-GP
PQ5101
2N7002-7F-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1D8V_RUN_EN
5912
_1.8
V_R
UN
_FB
+1.8V_RUN_VIN+5V_ALW
+1.8V_RUN_P
+1.8V_RUN_P +1.8V_RUN+3.3V_ALW +1.8V_RUN_VIN
PM_SLP_S3#21,37,41,42,49,50,54
RUNPWROK49,51
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
APL5930_+1.8V_RUNA3
52 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
APL5930_+1.8V_RUNA3
52 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
APL5930_+1.8V_RUNA3
52 90Thursday, May 27, 2010
<Core Design>
SSID = PWR.Plane.Regulator_1p8v
Vout=0.8V*(R1+R2)/R2
SO-8-P
APL5930 for +1.8V_RUN
Design Current =0.92A1.5mA
1 2PG5203
GAP-CLOSE-PWR
PG5203
GAP-CLOSE-PWR
12
PC5206
SC22U
6D3V5M
X-2GP
DY
PC5206
SC22U
6D3V5M
X-2GP
DY
12
PC5201
SC1U
10V3KX-3GP
PC5201
SC1U
10V3KX-3GP
12
PC5202
SC10U
6D3V5M
X-3GP
PC5202
SC10U
6D3V5M
X-3GP
12
PR520413K3R2F-L1-GPPR520413K3R2F-L1-GP
12
PR5203
16K5R2F-2-G
P
PR5203
16K5R2F-2-G
P
12
PC5205
SC22U
6D3V5M
X-2GP
PC5205
SC22U
6D3V5M
X-2GP
12PG5202
GAP-CLOSE-PWR
PG5202
GAP-CLOSE-PWR
12PG5201
GAP-CLOSE-PWR
PG5201
GAP-CLOSE-PWR
12 PC
5207
SCD
22U
10V2
KX-1
GP
PC52
07
SCD
22U
10V2
KX-1
GP
1 2PG5204
GAP-CLOSE-PWR
PG5204
GAP-CLOSE-PWR
12
PC5204
SC68P50V2JN
-1GP
PC5204
SC68P50V2JN
-1GP
12
PC5203
SC10U
6D3V5M
X-3GP
DY
PC5203
SC10U
6D3V5M
X-3GP
DY
1 2
PR5201
10KR2J-3-GP
PR5201
10KR2J-3-GP
GN
D1
FB 2
VOUT#3 3VOUT#4 4
VIN#5 5
VC
NTL
6
POK7
EN8
VIN#9 9
PU5201
APL5930KAI-TRG-GP
PU5201
APL5930KAI-TRG-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
2D5V_RUN_EN
+3.3V_RUN +2.5V_RUN
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VREG : +CPU_VDDR&+2.5V_RUNCustom
53 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VREG : +CPU_VDDR&+2.5V_RUNCustom
53 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VREG : +CPU_VDDR&+2.5V_RUNCustom
53 90Thursday, May 13, 2010
<Core Design>
SSID = PWR.Plane.Regulator_2p5v
+2.5V_RUN +/- 5%Design Current: 175mAPeak current 250mA
RT9013-25PB for +2.5V_RUN
X00
VIN1GND2EN3 NC#4 4
VOUT 5
PU5301
RT9013-25PB-GP
PU5301
RT9013-25PB-GP
1 2PR5301
1KR2J-1-GP
PR5301
1KR2J-1-GP
12
PC
5303
SC
4D7U
6D3V
3KX
-GP
PC
5303
SC
4D7U
6D3V
3KX
-GP
12 PC
5302
SC
1U6D
3V2K
X-G
P
PC
5302
SC
1U6D
3V2K
X-G
P
12
PC
5301
SC
4D7U
6D3V
3KX
-GP
PC
5301
SC
4D7U
6D3V
3KX
-GP
ENVDDENVDD_D
R_PWR_SRC
R_PWR_SRC_C
LCD_CBL_DET#_CBLON_OUT_C
LCD_BRIGHTNESS
LCD_CBL_DET#_CBLON_OUT_C
LCD_DET_GLCD_TST_C
LDDC_CLKLDDC_DATA
LCD_TST_C
USB_CAMERA+USB_CAMERA-
VGA_TXACLK+
VGA_TXAOUT1-VGA_TXAOUT1+
VGA_TXACLK-
VGA_TXAOUT2-VGA_TXAOUT2+
VGA_TXAOUT0+
LCD_DET_G
VGA_TXAOUT0-VGA_TXAOUT0-
LCD_BRIGHTNESS
LCD_TST
LCD_BRIGHTNESS
+3.3V_CAMERA+3.3V_RUN
+3.3V_RUN+LCDVDD
GFX_PWR_SRC +PWR_SRC
GFX_PWR_SRC+LCDVDD
+3.3V_RUN
+3.3V_CAMERA
+3.3V_RUN
PM_SLP_S3#21,37,41,42,49,50,52
LCDVDD_EN13
LCD_TST_EN37
LCD_CBL_DET# 37BLON_OUT 37LCD_TST 37
LDDC_CLK 13LDDC_DATA 13
USB_PP11 21USB_PN11 21
VGA_TXACLK+ 13
VGA_TXAOUT0- 13VGA_TXAOUT0+ 13
VGA_TXAOUT1- 13VGA_TXAOUT1+ 13
VGA_TXAOUT2- 13VGA_TXAOUT2+ 13
VGA_TXACLK- 13
LBKLT_CTL 13
BRIGHTNESS 37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
LCD/Inverter ConnectorA3
54 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
LCD/Inverter ConnectorA3
54 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
LCD/Inverter ConnectorA3
54 90Thursday, May 27, 2010
<Core Design>
SSID = VIDEO
SSID = VIDEO
SSID = Inverter
CAMERA Power
LVDS CONNECTOR
LCD POWER
INVERTER POWER
use Poly-SW
20.F1093.04020.F1289.040
For EMI request
Place R5409 and R5411 together
-A00
12
3
D5401BAT54C-U-GPD5401BAT54C-U-GP
1 2F5401
POLYSW-1D1A24V-1-GP
F5401
POLYSW-1D1A24V-1-GP
1 2
R5414
0R3J-0-U-GP
R5414
0R3J-0-U-GP
123 4
56D
DG
DDS
Q5401
SI3457CDV-T1-GE3-GPDY
DDG
DDS
Q5401
SI3457CDV-T1-GE3-GPDY
1
2345678910111213141516171819202122232425262728293031323334353637383940
41
42
43
44
45
46
47
48
49
50
51
LCD1
IPEX-CONN40-2R-GP-U
LCD1
IPEX-CONN40-2R-GP-U
12
R5405100KR2J-1-GPDYR5405100KR2J-1-GPDY
12 EC
5403
SC33
P50V
2JN
-3G
P
DY
EC54
03SC
33P5
0V2J
N-3
GP
DY
1 2R5402 100R2J-2-GPR5402 100R2J-2-GP
12
C5405SCD1U50V3KX-GPDYC5405SCD1U50V3KX-GPDY
12
R5404100KR2J-1-GPDYR5404100KR2J-1-GPDY
12
C5402SC1KP50V2KX-1GP
C5402SC1KP50V2KX-1GP 1
2
C5403SCD1U50V3KX-GPC5403SCD1U50V3KX-GP
12
C5404
SC10U
6D3V5KX-1G
P
DY
C5404
SC10U
6D3V5KX-1G
P
DY
12
C5408SC10U6D3V5KX-1GPC5408SC10U6D3V5KX-1GP
12
C54
07SC
D1U
10V2
KX-5
GP
C54
07SC
D1U
10V2
KX-5
GP
12
R5408100KR2J-1-GP
R5408100KR2J-1-GP
12
R54
1349
K9R
2F-L
-GP
R54
1349
K9R
2F-L
-GP
1 2R5409 0R3J-0-U-GPR5409 0R3J-0-U-GP
1 2R5412
0R0402-PAD
R5412
0R0402-PAD
1 2R5407 100KR2J-1-GPDYR5407 100KR2J-1-GPDY
12
R540110KR2J-3-GPDYR540110KR2J-3-GPDY
1 2R5403 100R2J-2-GPDYR5403 100R2J-2-GPDY
12 EC
5402
SC33
P50V
2JN
-3G
P
DY
EC54
02SC
33P5
0V2J
N-3
GP
DY
G
SD
Q54022N7002A-7-GPDYQ54022N7002A-7-GPDY
EN1 GND2 OUT3 IN#4 4
IN#5 5
U5401
G5285T11U-GP
U5401
G5285T11U-GP
1234 5
678
RN5401
SRN100J-4-GP
RN5401
SRN100J-4-GP
1 2R5411 0R3J-0-U-GPR5411 0R3J-0-U-GP
12 C
5406
SCD
1U16
V2KX
-3G
P
DY C54
06SC
D1U
16V2
KX-3
GP
DY
12
EC5405SCD1U16V2KX-3GP DYEC5405SCD1U16V2KX-3GP DY
12
C54
01SC
D1U
10V2
KX-5
GP
C54
01SC
D1U
10V2
KX-5
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CRT_G
CRT_R
CRT_B
HSYNC_5
VSYNC_5 JVGA_VSJVGA_HS
CRT_B
CRT_R
CRT_G
DDC_DATA_CONDDC_CLK_CON
DDC_DATA_CONDDC_CLK_CON
CRT_B
CRT_RCRT_G
CRT_B
DDC_CLK_CON
DDC_DATA_CON
CRT_R
JVGA_VS
CRT_G
JVGA_HS
+5V_CRT_RUN
+5V_CRT_RUN
+5V_CRT_RUN
+5V_CRT_RUN +5V_RUN
+5V_CRT_RUN
+5V_CRT_RUN
+5V_CRT_RUN
+5V_CRT_RUN
M_GREEN13
M_RED13
M_BLUE13
VGA_HSYNC13
VGA_VSYNC13
DDC_CLK_CON13DDC_DATA_CON13
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CRT Connector
55 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CRT Connector
55 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CRT Connector
55 90Thursday, May 27, 2010
<Core Design>
Layout Note:
*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.
SSID = VIDEO
20.20401.01520.20479.015
X00
X01X01
12
R55
0415
0R2F
-1-G
PR
5504
150R
2F-1
-GP
1AFTP5502AFTP5502
1AFTP5501AFTP55011 2
L5502
BLM15BA100SS1D-GP
L5502
BLM15BA100SS1D-GP
1
2
3
D5501
BAV99PT-GP-U
DY
D5501
BAV99PT-GP-U
DY
9 8
14 10
7 U5501CTSAHCT125PW-GPU5501CTSAHCT125PW-GP
12
R55
0515
0R2F
-1-G
PR
5505
150R
2F-1
-GP
12 11
14 13
7 U5501DTSAHCT125PW-GPU5501DTSAHCT125PW-GP
12
C5512SCD01U16V2KX-3GP
C5512SCD01U16V2KX-3GP
1 2
R5502
0R2J-2-GP
DYR5502
0R2J-2-GP
DY
12 C
5505
SC
8P25
0V2C
C-G
P
DY C55
05S
C8P
250V
2CC
-GP
DY
12 C
5508
SC
8P25
0V2C
C-G
PC
5508
SC
8P25
0V2C
C-G
P
1
2
3
D5504
BAV99PT-GP-U
DY
D5504
BAV99PT-GP-U
DY
1 2L5503
BLM15BA100SS1D-GP
L5503
BLM15BA100SS1D-GP 1AFTP5507AFTP5507
12
C5502SC22P50V2JN-4GP
C5502SC22P50V2JN-4GP
2 3
14 1
7
U5501A
TSAHCT125PW-GP
U5501A
TSAHCT125PW-GP
1AFTP5506AFTP5506
12 C
5510
SC
8P25
0V2C
C-G
PC
5510
SC
8P25
0V2C
C-G
P
2 1
D5502
CH551H-30PT-GP
D5502
CH551H-30PT-GP
12
C5501SC22P50V2JN-4GP
C5501SC22P50V2JN-4GP
1
2
3
D5503
BAV99PT-GP-U
DY
D5503
BAV99PT-GP-U
DY
123
4RN5502
SRN33J-5-GP-U
RN5502
SRN33J-5-GP-U
1AFTP5508AFTP5508
1AFTP5504AFTP5504
12
C5511SCD1U10V2KX-5GPC5511SCD1U10V2KX-5GP
1 2
R5501
0R2J-2-GP
DYR5501
0R2J-2-GP
DY
12 C
5506
SC
8P25
0V2C
C-G
P
DY C55
06S
C8P
250V
2CC
-GP
DY
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
CRT1
D-SUB-15-81-GP
CRT1
D-SUB-15-81-GP
12C55
04S
C33
P50
V2J
N-3
GP
DY
C55
04S
C33
P50
V2J
N-3
GP
DY
1 2L5501
BLM15BB220SS1D-GP
L5501
BLM15BB220SS1D-GP
1 234
RN5501SRN4K7J-8-GPRN5501SRN4K7J-8-GP
12C55
03S
C33
P50
V2J
N-3
GP
DY
C55
03S
C33
P50
V2J
N-3
GP
DY
5 6
14 4
7
U5501B
TSAHCT125PW-GP
U5501B
TSAHCT125PW-GP
1AFTP5503AFTP5503
12
R55
0315
0R2F
-1-G
PR
5503
150R
2F-1
-GP 1
2 C55
09S
C8P
250V
2CC
-GP
C55
09S
C8P
250V
2CC
-GP
12 C
5507
SC
8P25
0V2C
C-G
PDY C
5507
SC
8P25
0V2C
C-G
PDY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
56 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
56 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
56 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
HDMI (Reserved)A3
57 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
HDMI (Reserved)A3
57 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
HDMI (Reserved)A3
57 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EMC2102_FAN_DRIVE
EMC2102_FAN_TACH
EMC2102_FAN_TACH
EMC2102_FAN_DRIVE
EMC2102_FAN_TACH39
EMC2102_FAN_DRIVE39
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ITP/Fan ConnectorA3
58 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ITP/Fan ConnectorA3
58 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ITP/Fan ConnectorA3
58 90Thursday, May 27, 2010
<Core Design>
3 1
Fan Connector
SSID = Thermal
*Layout* 15 mil
20.D0210.10320.F1293.003
1AFTP5803AFTP5803
21
D5801CH551H-30PT-GPD5801CH551H-30PT-GP
1AFTP5802AFTP5802
12
C5801SC10U6D3V5KX-1GP
C5801SC10U6D3V5KX-1GP
1AFTP5801AFTP5801
41
235
FAN1
FOX-CON3-6-GP-U
FAN1
FOX-CON3-6-GP-U
+5V_RUN
+3.3V_RUN
+5V_RUN
SATA_TXN1 22
SATA_RXN1 22
SATA_TXP1 22
SATA_RXP1 22
SATA_TXN022SATA_TXP022
SATA_RXP022SATA_RXN022
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
HDD/ODDA3
59 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
HDD/ODDA3
59 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
HDD/ODDA3
59 90Thursday, May 27, 2010
<Core Design>
SATA HDD ConnectorSSID = SATA
SATA_RX- and SATA_RX+ TraceLength match within 20 mil
ODD Connector
22.10300.961
22.10300.42122.10300.471
22.10300.811
X01
12
C59
04SC
D1U
10V2
KX-5
GP
C59
04SC
D1U
10V2
KX-5
GP1
2C59
03SC
10U
10V5
KX-2
GP
C59
03SC
10U
10V5
KX-2
GP 1
2
C5901
SC10U
10V5KX-2GP
DY
C5901
SC10U
10V5KX-2GP
DY
12
C59
02SC
D1U
10V2
KX-5
GP
DY C59
02SC
D1U
10V2
KX-5
GP
DYGND S1GND S4GND S7
V33P1V33P2V33P3
GND P4GND P5GND P6
V5P7V5P8V5P9
GND P10
DAS/DSS P11
GND P12
V12P13V12P14V12P15
NP1 NP1NP2 NP2
A+S2A-S3
B+S6B-S5
23 2324 24
HDD1
SKT-SATA7P-15P-23-GP
HDD1
SKT-SATA7P-15P-23-GP
12
C5905SCD1U10V2KX-5GP
C5905SCD1U10V2KX-5GP
12
C5906SC10U10V5KX-2GPC5906SC10U10V5KX-2GP
S1
S2S3S4S5S6S7
NP1
NP2
8
9
P1P2P3P4P5P6
ODD1
SKT-SATA7P-6P-4-GP
ODD1
SKT-SATA7P-6P-4-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MIC_IN_R_C
MIC_IN_L_C
EXT_MIC_JD#
MIC_IN_R_C
AUD_EXT_MIC_L
AUD_EXT_MIC_R
MIC_IN_L_2
MIC_IN_R_2
AUD_SPK_L+AUD_SPK_R-
MIC_IN_L_C
AUD_SPK_L-
AUD_SPK_R+AUD_HP1_JACK_R1
AUD_HP1_JACK_L1
AUD_HP1_JD#
AUD_HP1_JACK_R1
AUD_HP1_JACK_L1
AUD_HP1_JD#
AUD_HP1_JACK_L2
AUD_HP1_JACK_R2
AUD_EXT_MIC_L30
AUD_EXT_MIC_R30
EXT_MIC_JD#30
AUD_VREFOUT_B30
AUD_SPK_L-30
AUD_SPK_L+30AUD_SPK_R-30AUD_SPK_R+30
INT_MIC_L_R30
AUD_HP1_JACK_L230
AUD_HP1_JACK_R230
AUD_HP1_JD#30
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA X02
Audio JackA3
60 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA X02
Audio JackA3
60 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA X02
Audio JackA3
60 90Thursday, May 27, 2010
<Core Design>
22.10133.K71X01
X01
22.10133.K7122.10133.K31
SSID = AUDIO
X01
20.F1561.004
600ohm 100MHz200mA 0.5ohm DC
X01
X01
X01
23.42143.001
X01
22.10133.K31
20.F0711.004
1AFTP6003AFTP6003
1AFTP6009AFTP6009
1AFTP6005AFTP6005
12 C
6002
SC1U
10V3
KX-3
GP
C60
02SC
1U10
V3KX
-3G
P
12C6001 SC1U10V3KX-3GPC6001 SC1U10V3KX-3GP
1
2
3
4
56
78
MICIN1
PHONE-JK383-GP
MICIN1
PHONE-JK383-GP
12 EC
6004
SC10
0P50
V2JN
-3G
PEC
6004
SC10
0P50
V2JN
-3G
P 12
EC60
08SC
D01
U16
V2KX
-3G
PEC
6008
SCD
01U
16V2
KX-3
GP
1 2L6001
BLM18BD601SN1D-GP
L6001
BLM18BD601SN1D-GP
123 4
RN6001SRN4K7J-8-GP
RN6001SRN4K7J-8-GP
1AFTP6011AFTP6011
12
EC6009SC1KP50V2KX-1GP
EC6009SC1KP50V2KX-1GP
12
EC60
10SC
100P
50V2
JN-3
GP
EC60
10SC
100P
50V2
JN-3
GP
12 EC
6001
SC10
0P50
V2JN
-3G
PEC
6001
SC10
0P50
V2JN
-3G
P
12
EC6005SC1KP50V2KX-1GP
EC6005SC1KP50V2KX-1GP
1AFTP6004AFTP6004
12
EC60
07SC
D01
U16
V2KX
-3G
PEC
6007
SCD
01U
16V2
KX-3
GP
1AFTP6010AFTP6010
1AFTP6007AFTP6007
1AFTP6013AFTP6013
12
EC60
11SC
100P
50V2
JN-3
GP
EC60
11SC
100P
50V2
JN-3
GP
12R6001 0R3J-0-U-GPR6001 0R3J-0-U-GP
1 2L6002BLM18BD601SN1D-GPL6002BLM18BD601SN1D-GP
1 2R6002 0R3J-0-U-GPR6002 0R3J-0-U-GP
12 EC
6003
SC10
0P50
V2JN
-3G
PEC
6003
SC10
0P50
V2JN
-3G
P
12C6003 SC1U10V3KX-3GPC6003 SC1U10V3KX-3GP
1AFTP6006AFTP6006
1AFTP6008AFTP6008
12
EC6006SC1KP50V2KX-1GPEC6006SC1KP50V2KX-1GP
5
1
234
6
SPK1FOX-CON4-19-GPSPK1FOX-CON4-19-GP
1AFTP6001AFTP6001
12 EC
6002
SC10
0P50
V2JN
-3G
PEC
6002
SC10
0P50
V2JN
-3G
P
1
2
MIC1MICROPHONE-40-GP-U1
MIC1 is in DIPMIC1MICROPHONE-40-GP-U1
MIC1 is in DIP
1AFTP6012AFTP6012
1
2
3
4
56
78
LINEOUT1
PHONE-JK383-GP
LINEOUT1
PHONE-JK383-GP
1AFTP6002AFTP6002
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
61 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
61 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
61 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RTC_PWR_L
EC_SPI_DO_R
EC_SPI_CS#EC_SPI_DI_REC_SPI_WP#
EC_SPI_HOLD#
EC_SPI_HOLD#
RTC_PWR
+RTC_CELL
+3.3V_RTC_LDO
+RTC_VCC
+KBC_PWR
+KBC_PWR
+KBC_PWR
EC_SPI_DO 37
EC_SPI_DI37EC_SPI_WP#_R37
EC_SPI_CS#37
EC_SPI_CLK 37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Flash/RTCA3
62 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Flash/RTCA3
62 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Flash/RTCA3
62 90Thursday, May 27, 2010
<Core Design>
SSID = Flash.ROM
Width=20mils
RTC Connector
SSID = RBATT
SPI FLASH ROM (16M bits) for KBC
PN:72.25Q16.001
25mA
62.70001.051
X00
X01
-A00
-A00
-A00
CS#1DO/IO12WP#/IO23GND4
VCC 8HOLD#/IO3 7
CLK 6DI/IO0 5
U6201
W25Q16BVSSIG-GP
U6201
W25Q16BVSSIG-GP
12
EC6201SC4D7P50V2CN-1GP DYEC6201SC4D7P50V2CN-1GP DY
12
3
D6201BAT54C-U-GP
D6201BAT54C-U-GP
PWR1GND2NP1NP1NP2NP2
RTC1
BAT-330DG02PSS0301CE-GP
RTC1
BAT-330DG02PSS0301CE-GP
12
C6201SC10U6D3V5MX-3GP DY
C6201SC10U6D3V5MX-3GP DY
1 2
R6206
1KR2J-1-GP
R6206
1KR2J-1-GP
1 2R6204 33R2J-2-GPR6204 33R2J-2-GP
1 2R6202 33R2J-2-GPR6202 33R2J-2-GP1 2R6203 0R0402-PADR6203 0R0402-PAD
12
C6204SC1U10V3KX-3GPC6204SC1U10V3KX-3GP
12
EC6203SC4D7P50V2CN-1GP
DY EC6203SC4D7P50V2CN-1GP
DY
12
R6201100KR2J-1-GPDY
R6201100KR2J-1-GPDY
12
C62
03SC
D1U
10V2
KX-5
GP
C62
03SC
D1U
10V2
KX-5
GP
1 2
R6205
0R0402-PAD
R6205
0R0402-PAD
1 234
RN6201SRN100KJ-6-GPRN6201SRN100KJ-6-GP
12
C62
02SC
D1U
10V2
KX-5
GP
C62
02SC
D1U
10V2
KX-5
GP
12
EC6202SC4D7P50V2CN-1GP
DYEC6202SC4D7P50V2CN-1GP
DY
12
R6207100KR2J-1-GP
R6207100KR2J-1-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+5V_USB2
USB_P1+USB_P1-
USB_P0-USB_P0+
USB_PP1
USB_PN1 USB_P1-
USB_P1+
USB_P0-
USB_P0-USB_PN0
USB_P0+
USB_P0+
USB_P1-USB_P1+
USB_P0-USB_P0+
USB_P1-USB_P1+
USB_PP0
+5V_USB1+5V_ALW
+5V_USB2
+5V_USB2
+5V_USB2
+5V_ALW
+5V_USB2
+5V_USB2
USB_OC#0_1 21
USB_PWR_EN#37
USB_PP121
USB_PN121
USB_PP021
USB_PN021
USB_OC#2_3 21
USB_PWR_EN#37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
USB
63 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
USB
63 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
USB
63 90Thursday, May 27, 2010
<Core Design>
IO Board USB Power
at least 80 milat least 80 mil
SSID = USB
Right USB Power
at least 80 milat least 80 mil
22.10254.45122.10321.A21
X01
-A00
-A00
12 C
6303
SCD
1U10
V2KX
-4G
P
DY
C63
03SC
D1U
10V2
KX-4
GP
DY
12 C
6302
SCD
1U10
V2KX
-4G
P
DY
C63
02SC
D1U
10V2
KX-4
GP
DY
1AFTP6302AFTP6302
21
4 3
EL6301
FILTER-137-GP
EL6301
FILTER-137-GP
1AFTP6305AFTP6305
12
C63
01SC
1U10
V3KX
-3G
P
DY C63
01SC
1U10
V3KX
-3G
P
DY
1
2 3
4D6302
PRTR5V0U2X-GP
DY
D6302
PRTR5V0U2X-GP
DY
1AFTP6301AFTP63011AFTP6306AFTP6306
6 8
1
234
75USB1
SKT-USB8-29-GP-U
USB1
SKT-USB8-29-GP-U
12
R63
0110
0KR
2J-1
-GP
DY R63
0110
0KR
2J-1
-GP
DY
12
C63
05SC
1U10
V3KX
-3G
PC
6305
SC1U
10V3
KX-3
GP
12
TC63
01ST
100U
6D3V
BM-5
GP
TC63
01ST
100U
6D3V
BM-5
GP
1
2 3
4D6301
PRTR5V0U2X-GP
DY
D6301
PRTR5V0U2X-GP
DY
GND1IN#22IN#33EN/EN#4
OUT#8 8OUT#7 7OUT#6 6
OC# 5
U6301
G547F2P81U-GP
U6301
G547F2P81U-GP
1AFTP6304AFTP6304
GND1IN#22IN#33EN/EN#4
OUT#8 8OUT#7 7OUT#6 6
OC# 5
U6302
G547F2P81U-GP
U6302
G547F2P81U-GP
21
4 3EL6302
FILTER-137-GP
EL6302
FILTER-137-GP
12
C63
04SC
D1U
10V2
KX-5
GP
C63
04SC
D1U
10V2
KX-5
GP
6 8
1
234
75USB3
SKT-USB8-29-GP-U
USB3
SKT-USB8-29-GP-U
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
MINICARDA3
64 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
MINICARDA3
64 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
MINICARDA3
64 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
65 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
65 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
65 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PWR_LED_B
BAT_LED_B
LED_PWR#
LED_BAT#
SATA_ACT#
BREATHE_LED#_R POWER_SW_LED_FRONT
HDD_LEDHDD_LED_R
+5V_ALW
+5V_ALW
+5V_RUN
BATLOW_LED37
BAT_LED_WHITE37
SATA_ACT#22
PWRLED#37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
LEDA3
66 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
LEDA3
66 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
LEDA3
66 90Thursday, May 27, 2010
<Core Design>
SSID = User.Interface
BATT LED
POWER LED
Amber
White
Battery LED
83.00326.G7083.01222.K70
HDD LED
White
BREATHE PWR LED (Front)
White
12
R6604
330R2J-3-GP
R6604
330R2J-3-GP
12R6605 330R2J-3-GPR6605 330R2J-3-GP
1 2R6602
330R2J-3-GP
R6602
330R2J-3-GP
1 2R6601
330R2J-3-GP
R6601
330R2J-3-GP
12
EC6602SC220P50V2KX-3GPDY EC6602SC220P50V2KX-3GPDY
EB
C
R1
R2
Q6604
PDTA144VT-GP
84.00144.P11
R1
R2
Q6604
PDTA144VT-GP
84.00144.P11
EB
CR1
R2
Q6602
PDTC124EU-1-GP
R1
R2
Q6602
PDTC124EU-1-GP
1 2
3
A K
LED2
LED-W-27-GP
A K
LED2
LED-W-27-GP
EB
C
R1
R2
Q6605
PDTA144VT-GP
84.00144.P11
R1
R2
Q6605
PDTA144VT-GP
84.00144.P11
12
EC6601SC220P50V2KX-3GPDY EC6601SC220P50V2KX-3GPDY
EB
CR1
R2
Q6601
PDTC124EU-1-GP
R1
R2
Q6601
PDTC124EU-1-GP
1 2
3
A K
LED3
LED-W-27-GP
A K
LED3
LED-W-27-GP
1
3
2
LED1
LED-OW-3-GP
LED1
LED-OW-3-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
67 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
67 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
67 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TPDATA
+5V_RUNTPCLK
KCOL10KCOL11KCOL9KCOL14KCOL13KCOL15KCOL16KCOL12KCOL0KCOL2KCOL1KCOL3KCOL8KCOL6KCOL7KCOL4KCOL5KROW0KROW3KROW1KROW5KROW2KROW4KROW6KROW7
+5V_RUN
+5V_RUN
KROW[0..7] 37
KCOL[0..16] 37
TPCLK37TPDATA37
KB_DET# 37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Key Board/Touch PadA3
68 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Key Board/Touch PadA3
68 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Key Board/Touch PadA3
68 90Thursday, May 27, 2010
<Core Design>
SSID = Touch.PadSSID = KBC
Internal KeyBoard Connector TouchPad Connector
20.K0259.030
20.K0320.004
20.K0421.030
20.K0382.004X01
X01
X01
1AFTP6802AFTP6802
1AFTP6811AFTP6811
1AFTP6831AFTP6831
1AFTP6809AFTP6809
1AFTP6813AFTP6813
1AFTP6801AFTP6801
1AFTP6814AFTP6814
1AFTP6821AFTP6821
1AFTP6825AFTP6825
1AFTP6817AFTP6817
12
C6803SC33P50V2JN-3GP
C6803SC33P50V2JN-3GP
1AFTP6807AFTP6807
12
C6801SC33P50V2JN-3GPC6801SC33P50V2JN-3GP
1AFTP6820AFTP6820
1AFTP6830AFTP6830
1
23456789101112131415161718192021222324252627282930
31
32
KB1
HRS-CON30-1-GP-U
KB1
HRS-CON30-1-GP-U
1AFTP6815AFTP6815
1AFTP6806AFTP6806
1AFTP6822AFTP68221AFTP6823AFTP6823
1AFTP6828AFTP6828
1AFTP6826AFTP6826
1AFTP6803AFTP6803
1
234
5
6
TP1
ACES-CON4-10-GP-U
TP1
ACES-CON4-10-GP-U
1AFTP6810AFTP6810
1AFTP6827AFTP6827
1AFTP6819AFTP6819
1AFTP6829AFTP6829
1AFTP6824AFTP6824
1AFTP6818AFTP6818
1AFTP6804AFTP6804
1AFTP6808AFTP6808
1AFTP6816AFTP6816
12 C
6802
SCD
1U10
V2KX
-5G
PC
6802
SCD
1U10
V2KX
-5G
P
1AFTP6805AFTP6805
1AFTP6812AFTP6812
123 4
RN6801SRN10KJ-5-GPRN6801SRN10KJ-5-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LID_CLOSE# LID_CLOSE#_1
+3.3V_ALW
+3.3V_ALW
LID_CLOSE#37
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Hall SensorA3
69 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Hall SensorA3
69 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Hall SensorA3
69 90Thursday, May 27, 2010
<Core Design>
74.05711.07B
0307
12
C6903
SCD
1U10V2KX-5G
P
C6903
SCD
1U10V2KX-5G
P
1 2R6902 10R2J-2-GPR6902 10R2J-2-GP
VSS 1VDD2
OUT3
HSC1
S-5711ACDL-M3T1S-GP
HSC1
S-5711ACDL-M3T1S-GP
12
C6902SCD047U16V2KX-1-GPC6902SCD047U16V2KX-1-GP
12
R6901100KR2J-1-GPDY R6901100KR2J-1-GPDY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V_RUN
PLTRST#_LAN_WLAN20,76
PCI_CLK320,24
LPC_LAD3_R20LPC_LFRAME#20,37
LPC_LAD0_R20LPC_LAD1_R20LPC_LAD2_R20
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
70 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
70 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
70 90Thursday, May 27, 2010
<Core Design>
X01
123456789
101112
GF1
MLX-CON10-7-GP
DY
GF1
MLX-CON10-7-GP
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
XD_D6/MS_BS
XD_ALE/SD_D7/MS_D3
XD_D4/SD_D3/MS_D1
XD_D2/SD_CMD
XD_CLE/SD_D0/MS_D7
XD_D0/SD_CLK/MS_D2
XD_D4/SD_D3/MS_D1
XD_D4/SD_D3/MS_D1XD_D3/SD_D4/MS_D4
XD_D1/SD_D5/MS_D0
XD_RDY/SD_WP/MS_CLK
XD_RDY/SD_WP/MS_CLK
XD_CLE/SD_D0/MS_D7
XD_D6/MS_BS
XD_RE#/MS_INS#
XD_D2/SD_CMD XD_WE#/SD_CD#
XD_WE#/SD_CD#
XD_RE#/MS_INS#
XD_D5/SD_D2/MS_D5
XD_CD#
XD_D0/SD_CLK/MS_D2
XD_ALE/SD_D7/MS_D3
XD_D7
XD_WP/SD_D6/MS_D6
XD_CE#/SD_D1
XD_D1/SD_D5/MS_D0
XD_D5/SD_D2/MS_D5
XD_D0/SD_CLK/MS_D2
XD_RDY/SD_WP/MS_CLK
XD_CE#/SD_D1
XD_D0/SD_CLK/MS_D2
XD_RDY/SD_WP/MS_CLKXD_WE#/SD_CD#
XD_D2/SD_CMD
XD_CLE/SD_D0/MS_D7
XD_D4/SD_D3/MS_D1XD_D5/SD_D2/MS_D5XD_CE#/SD_D1
+3.3V_RUN_CARD
+3.3V_RUN_CARD
XD_D0/SD_CLK/MS_D2 32XD_D2/SD_CMD 32
XD_CD#32
XD_RDY/SD_WP/MS_CLK 32XD_WE#/SD_CD# 32
XD_D4/SD_D3/MS_D132XD_D5/SD_D2/MS_D532
XD_D3/SD_D4/MS_D432
XD_D6/MS_BS32
XD_D2/SD_CMD32
XD_RE#/MS_INS# 32
XD_D732
XD_D1/SD_D5/MS_D032XD_D0/SD_CLK/MS_D232
XD_WP/SD_D6/MS_D632
XD_RDY/SD_WP/MS_CLK32
XD_WE#/SD_CD#32
XD_RE#/MS_INS#32
XD_ALE/SD_D7/MS_D332
XD_CE#/SD_D132XD_CLE/SD_D0/MS_D732
XD_RDY/SD_WP/MS_CLK 32
XD_D4/SD_D3/MS_D1 32
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CARD Reader CONNA3
71 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CARD Reader CONNA3
71 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
CARD Reader CONNA3
71 90Thursday, May 27, 2010
<Core Design>
SSID = SDIO SD/XD/MS Card Reader
For EMI
20.I0081.01120.I0109.001
0826
12 EC
7106
SC22
0P50
V2KX
-3G
P
DY
EC71
06SC
220P
50V2
KX-3
GP
DY
12 C
7105
SC2D
2U10
V3KX
-1G
PC
7105
SC2D
2U10
V3KX
-1G
P
12 EC
7105
SC22
0P50
V2KX
-3G
P
DY
EC71
05SC
220P
50V2
KX-3
GP
DY
12
C71
02SC
D1U
10V2
KX-5
GP
DY C71
02SC
D1U
10V2
KX-5
GP
DY
XD_R/B1XD_RE2XD_CE3XD_CLE4XD_ALE5XD_WE6XD_WP7
XD_D08XD_D19
SD_DAT2 10SD_DAT3 11
SD_CMD 12
MS_VCC14
MS_SCLK 15
MS_DATA3 16
MS_INS 17
MS_DATA2 18
MS_DATA0 19MS_DATA1 20
MS_BS 21
SD_VCC23
SD_CLK 24
SD_DAT0 25
XD_D226XD_D327XD_D428
SD_DAT1 29
XD_D530XD_D631XD_D732
XD_VCC33
XD_CD_SW34
SD_WP_SW 35SD_CD_SW 36
4IN1_GND 374IN1_GND 38
4IN1_GND 134IN1_GND 22
NP2NP2 NP1NP1
CARD1
CARDBUS36P-1-GP
CARD1
CARDBUS36P-1-GP
12 EC
7104
SC22
0P50
V2KX
-3G
P
DY
EC71
04SC
220P
50V2
KX-3
GP
DY
12 EC
7103
SC22
0P50
V2KX
-3G
P
DY
EC71
03SC
220P
50V2
KX-3
GP
DY
12 EC
7101
SC22
0P50
V2KX
-3G
P
DY
EC71
01SC
220P
50V2
KX-3
GP
DY
12
C71
04SC
D1U
10V2
KX-5
GP
C71
04SC
D1U
10V2
KX-5
GP
12
C71
03SC
D1U
10V2
KX-5
GP
DY C71
03SC
D1U
10V2
KX-5
GP
DY
12 EC
7107
SC22
0P50
V2KX
-3G
P
DY
EC71
07SC
220P
50V2
KX-3
GP
DY
12
C71
01SC
D1U
10V2
KX-5
GP
C71
01SC
D1U
10V2
KX-5
GP
12 EC
7108
SC22
0P50
V2KX
-3G
P
DY
EC71
08SC
220P
50V2
KX-3
GP
DY
12 EC
7102
SC22
0P50
V2KX
-3G
P
DY
EC71
02SC
220P
50V2
KX-3
GP
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RESERVEDA3
72 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RESERVEDA3
72 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
RESERVEDA3
72 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
BT_ACT+3.3V_RUN
BLUETOOTH_EN
USB_PP9USB_PN9
BLUETOOTH_GPIO5
BDC_ON
BT_LED
USB_PP9
BLUETOOTH_DET#
WLAN_ACT
BLUETOOTH_EN
BT_ACT
USB_PN9
BLUETOOTH_GPIO3
USB_PN9BT_ACT
WLAN_ACT
USB_PP9
BLUETOOTH_EN
WLAN_ACT
+3.3V_RUN
USB_PP921USB_PN921
BLUETOOTH_EN37,76WLAN_ACT76
BT_ACT76
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
BluetoothA3
73 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
BluetoothA3
73 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
BluetoothA3
73 90Thursday, May 27, 2010
<Core Design>
SSID = User.Interface
Bluetooth Module conn.
20.F0987.014
X00
X01
X01
12
R73
0310
0KR
2J-1
-GP
DY R73
0310
0KR
2J-1
-GP
DY
1AFTP7316AFTP7316
1AFTP7312AFTP7312
1AFTP7314AFTP7314
1AFTP7310AFTP7310
12C
7301
SC2D
2U10
V3KX
-1G
PC
7301
SC2D
2U10
V3KX
-1G
P
1 AFTP7313AFTP7313
1AFTP7315AFTP7315
1AFTP7319AFTP7319
1AFTP7318AFTP7318
12 EC
7302
SC22
0P50
V2KX
-3G
P
DY
EC73
02SC
220P
50V2
KX-3
GP
DY
12
R73
0410
KR2J
-3-G
PR
7304
10KR
2J-3
-GP
1AFTP7308AFTP7308
1AFTP7311AFTP7311
1AFTP7317AFTP7317
15NP12
468101214NP216
1
3579
1113
BT1
HRS-CONN14D-GP-U
BT1
HRS-CONN14D-GP-U
1AFTP7309AFTP7309
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
74 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
74 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
74 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
75 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
75 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
75 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V_RUN
+PWR_SRC
+3.3V_ALW+KBC_PWR+5V_ALW
+1.5V_RUN+5V_USB1
+PWR_SRC
CLK_PCIE_MINI1#20CLK_PCIE_MINI120
PCIE_TXP020PCIE_TXN020
PCIE_TXP120PCIE_TXN120
USB_PN221
USB_PP221
PCIE_RXN020PCIE_RXP020
USB_PN421USB_PP421
CLK_PCIE_LAN#20CLK_PCIE_LAN20
SB_SMBDATA18,19,21SB_SMBCLK18,19,21
PCIE_RXN120PCIE_RXP120
WLAN_ACT 73
BAT_SDA37BAT_SCL37
AD_IA 37
BAT_IN# 37AC_IN# 37
PSID_EC 37
WIFI_RF_EN 37MINI1_CLK_REQ# 21PCIE_WAKE# 21
KBC_PWRBTN# 37
PSID_DISABLE# 37
BT_ACT 73
PM_LAN_ENABLE 37PLTRST#_LAN_WLAN 20,70
E51_RXD 37E51_TXD 37
BLUETOOTH_EN 37,73
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
IO Board ConnectorA3
76 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
IO Board ConnectorA3
76 90Thursday, May 27, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
IO Board ConnectorA3
76 90Thursday, May 27, 2010
<Core Design>
SSID = PWR.Support
BATT SMBUS
WLAN CLK
WLAN SMBUS
USB Port
20.F1563.060
WLAN USB
LAN CLK
WLAN PCIE
WLAN PCIE
LAN PCIE
LAN PCIE
1
23456789101112131415161718192021222324252627282930
60
5958575655545352515049484746454443424140393837363534333231
61
62
63
64 66
NP
1N
P2
65
IOBD1
ACES-CONN60C-1-GP-U
IOBD1
ACES-CONN60C-1-GP-U
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
77 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
77 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
77 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
78 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
78 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
78 90Thursday, May 13, 2010
<Core Design>
(Blanking)
55
44
33
22
11
DD
CC
BB
AA
+PW
R_S
RC
+1.5V_S
US
+5V_U
SB
1
+5V_A
LW+3.3V
_ALW
+3.3V_R
UN
+PW
R_S
RC
_+VD
DC
Title
Size
Docum
ent Num
berR
ev
Date:
Sheet
of
Wistron C
orporation21F, 88, S
ec.1, Hsin Tai W
u Rd., H
sichih,Taipei H
sien 221, Taiwan, R
.O.C
.
Ansenal D
J1 AM
D U
MA
A00
UN
USED
PAR
TS/EMI C
apacitorsA
3
7990
Thursday, May 13, 2010
<Core D
esign>
Title
Size
Docum
ent Num
berR
ev
Date:
Sheet
of
Wistron C
orporation21F, 88, S
ec.1, Hsin Tai W
u Rd., H
sichih,Taipei H
sien 221, Taiwan, R
.O.C
.
Ansenal D
J1 AM
D U
MA
A00
UN
USED
PAR
TS/EMI C
apacitorsA
3
7990
Thursday, May 13, 2010
<Core D
esign>
Title
Size
Docum
ent Num
berR
ev
Date:
Sheet
of
Wistron C
orporation21F, 88, S
ec.1, Hsin Tai W
u Rd., H
sichih,Taipei H
sien 221, Taiwan, R
.O.C
.
Ansenal D
J1 AM
D U
MA
A00
UN
USED
PAR
TS/EMI C
apacitorsA
3
7990
Thursday, May 13, 2010
<Core D
esign>
SSID = Mechanical
EMI Request
1211
X01
X02 remove HBT1 stand off
3/25
X02
12
EC7916SCD1U25V2ZY-1GPD
Y
EC7916SCD1U25V2ZY-1GPD
Y
1
H23
HO
LE197R
166-GP
DY
H23
HO
LE197R
166-GP
DY
1
H8
HO
LE237R
95-GP
H8
HO
LE237R
95-GP
12
EC7929SCD1U25V2ZY-1GPD
Y
EC7929SCD1U25V2ZY-1GPD
Y
12
EC7928SCD1U25V2ZY-1GP
EC7928SCD1U25V2ZY-1GP
12
EC7938SCD1U25V2ZY-1GP
EC7938SCD1U25V2ZY-1GP
12
EC7935SCD1U25V2ZY-1GP
EC7935SCD1U25V2ZY-1GP
1
H1
HO
LE355X
355R111-S
1-GP
H1
HO
LE355X
355R111-S
1-GP
12
EC7921SCD1U25V2ZY-1GPD
YEC7921
SCD1U25V2ZY-1GPDY
12
EC7923SCD1U25V2ZY-1GPD
Y
EC7923SCD1U25V2ZY-1GPD
Y1
H2
HT85B
E95R
29-U-5-G
PH
2H
T85BE
95R29-U
-5-GP
12
EC7941SC2200P50V2KX-2GP
EC7941SC2200P50V2KX-2GP
12
EC7913SCD1U25V2ZY-1GP
EC7913SCD1U25V2ZY-1GP
12
EC7930SCD1U25V2ZY-1GPD
Y
EC7930SCD1U25V2ZY-1GPD
Y
12
EC7933SCD1U25V2ZY-1GP
EC7933SCD1U25V2ZY-1GP
12
EC7912SCD1U25V2ZY-1GP
EC7912SCD1U25V2ZY-1GP
12
EC7919SCD1U25V2ZY-1GPD
Y
EC7919SCD1U25V2ZY-1GPD
Y
12
EC7914SCD1U25V2ZY-1GP
EC7914SCD1U25V2ZY-1GP
12
EC7901SCD1U25V2ZY-1GP
EC7901SCD1U25V2ZY-1GP
12
EC7927SCD1U25V2ZY-1GPD
Y
EC7927SCD1U25V2ZY-1GPD
Y
12
EC7939SCD1U25V2ZY-1GP
EC7939SCD1U25V2ZY-1GP
12
EC7905SCD1U25V2ZY-1GP
EC7905SCD1U25V2ZY-1GP
1
H18
HO
LE237R
95-GP
H18
HO
LE237R
95-GP
12
EC7934SCD1U25V2ZY-1GP
EC7934SCD1U25V2ZY-1GP
1
H4
HT85B
E95R
29-U-5-G
PH
4H
T85BE
95R29-U
-5-GP
12
EC7906SCD1U25V2ZY-1GP
EC7906SCD1U25V2ZY-1GP
12
EC7904SCD1U25V2ZY-1GP
EC7904SCD1U25V2ZY-1GP
1
H22
HO
LE197R
166-GP
DY
H22
HO
LE197R
166-GP
DY
12
EC7915SCD1U25V2ZY-1GPDY
EC7915SCD1U25V2ZY-1GPDY
12
EC7931SCD1U25V2ZY-1GP
EC7931SCD1U25V2ZY-1GP
1
H3
HTE
95BE
95R29-R
-5-GP
H3
HTE
95BE
95R29-R
-5-GP
12
EC7911SCD1U25V2ZY-1GP
EC7911SCD1U25V2ZY-1GP
12
EC7900SCD1U25V2ZY-1GP
EC7900SCD1U25V2ZY-1GP
12
EC7918SCD1U25V2ZY-1GPD
Y
EC7918SCD1U25V2ZY-1GPD
Y
12
EC7924SCD1U25V2ZY-1GPD
Y
EC7924SCD1U25V2ZY-1GPD
Y
1
H7
HO
LE355X
355R111-S
1-GP
H7
HO
LE355X
355R111-S
1-GP
12
EC7926SCD1U25V2ZY-1GPD
Y
EC7926SCD1U25V2ZY-1GPD
Y12
EC7920SCD1U25V2ZY-1GP
EC7920SCD1U25V2ZY-1GP
1
SP
R3
SP
RIN
G-51-G
P
SP
R3
SP
RIN
G-51-G
P
12
EC7903SCD1U25V2ZY-1GP
EC7903SCD1U25V2ZY-1GP
12
EC7907SCD1U25V2ZY-1GP
EC7907SCD1U25V2ZY-1GP
1
HM
I2S
TF217R128H
83-GP
HM
I2S
TF217R128H
83-GP
1
H21
HO
LE197R
166-GP
DY
H21
HO
LE197R
166-GP
DY
12
EC7940SCD1U25V2ZY-1GP
EC7940SCD1U25V2ZY-1GP
1
H6
HT85B
E95R
29-U-5-G
PH
6H
T85BE
95R29-U
-5-GP
12
EC7910SCD1U25V2ZY-1GP
EC7910SCD1U25V2ZY-1GP
12
EC7909SCD1U25V2ZY-1GP
EC7909SCD1U25V2ZY-1GP
1
H13
HT85B
E95R
29-U-5-G
PH
13H
T85BE
95R29-U
-5-GP
12
EC7932SCD1U25V2ZY-1GP
EC7932SCD1U25V2ZY-1GP
1
SP
R2
SP
RIN
G-51-G
P
DY
SP
R2
SP
RIN
G-51-G
P
DY
1
H20
HO
LET315B
236R95-G
PH
20H
OLE
T315B236R
95-GP
12
EC7902SCD1U25V2ZY-1GP
EC7902SCD1U25V2ZY-1GP
12
EC7917SCD1U25V2ZY-1GPD
Y
EC7917SCD1U25V2ZY-1GPD
Y
12
EC7908SCD1U25V2ZY-1GP
EC7908SCD1U25V2ZY-1GP
12
EC7922SCD1U25V2ZY-1GPD
Y
EC7922SCD1U25V2ZY-1GPD
Y
12
EC7936SCD1U25V2ZY-1GP
EC7936SCD1U25V2ZY-1GP
12
EC7925SCD1U25V2ZY-1GPD
Y
EC7925SCD1U25V2ZY-1GPD
Y
1
SP
R4
SP
RIN
G-51-G
P
SP
R4
SP
RIN
G-51-G
P
12
EC7937SCD1U25V2ZY-1GPD
Y
EC7937SCD1U25V2ZY-1GPD
Y
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA PCIE(1/4)
A380 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA PCIE(1/4)
A380 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA PCIE(1/4)
A380 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VGA LVDS/TV/CRT(2/4)A3
81 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VGA LVDS/TV/CRT(2/4)A3
81 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
VGA LVDS/TV/CRT(2/4)A3
81 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA POWER/GND(3/4)
A382 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA POWER/GND(3/4)
A382 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA POWER/GND(3/4)
A382 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA MEMORY/STRAPS(4/4)
A383 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA MEMORY/STRAPS(4/4)
A383 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00VGA MEMORY/STRAPS(4/4)
A383 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00GPU-VRAM (1/2)
A384 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00GPU-VRAM (1/2)
A384 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00GPU-VRAM (1/2)
A384 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
GPU-VRAM (2/2)A3
85 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
GPU-VRAM (2/2)A3
85 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
GPU-VRAM (2/2)A3
85 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
TPS51117_+VCC_GFXCOREA3
86 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
TPS51117_+VCC_GFXCOREA3
86 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
TPS51117_+VCC_GFXCOREA3
86 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
APL5930_+1.1V_RUNA3
87 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
APL5930_+1.1V_RUNA3
87 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
APL5930_+1.1V_RUNA3
87 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
88 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
88 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
ReservedA3
88 90Thursday, May 13, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Change HistoryCustom
89 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Change HistoryCustom
89 90Thursday, May 13, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Change HistoryCustom
89 90Thursday, May 13, 2010
<Core Design>
Change notes - Page 1
PAGE OWNERDATE VERSON Issue DescriptionModify ListITEM
1
2
3
4
5
6
20 RN2002 replace to 22R NB_REFCLK votlage level too high
10 change RN1006 pull-up power plane from +1.5V_RUN to +1.5V_SUS avoid leakage in S3 EE
EE
EE
EE
EE
EE
EE
R2009 move to PCI_CLK3,change DF1 clk from PCLK_FWH to PCI_CLK3
PCLK_FWH in internal CLKGEN only support 14MHz DF1 clk need 33MHz20
37 pop R3729 & depop R3733 MB version ID
37reserve U3703, pop R6207 and depop R6201
avioding SPI ROM data loss
7
pop PR4619 & depop PR461846
modify operating mode for+15V_ALW voltage
8
37,10 add Q1005, pop R1039 and R1040
CPU PROCHOT connect from EC through a level shiftallow EC to force CPU enter HTC state when power budge over the limit in DOS mode.
EE42 C4201, C4203 to 100pF
For power sequence
EEC2011, C2012 to 18pF9 20 vendor measure feedback value
10 48 Add PR4812 PU +3.3V_ALW For +1.1V_ALW rising issue EE
18 Change TC1801 to 330uF, 2V tolerance. Implement common part for 1.5V power rail.11
1213 remove R1329,R1330 and add RN1302
remove R1323,R1324 and add RN130310 remove RN1007 and change RN1003 to 1K8P
Combine resistor
EE
EE
13
55 arrange CRT conn. AFTP
Sink with DJ1 CP
60 arrange SPKR, MIC, JACK conn. AFTP
63 arrange USB conn. AFTP
68 arrange KB, TP conn. AFTP
73 arrange BT conn. AFTP
2014 R2020 to RN2009 For SIV report LPC_LAD bus rising time fail
EE
EE
3715 Add C3724, R3757 To set accurate current in EC. EE
16 10 Reserve R1041 for CPU_R_LDT_PWRGD reseve POWOK level for 6265 IC EE
17 47 PR4732 and PR4750 to small size power team request power
18 20 Del D2001 solve PLTRST# signal rising time too slow EE
19 41 Dummy D4103 and exchange IMVP and VDDC_PWRGD signal For SB_PWRGD shotdown drop EE
20 47 Reserve PC4739, PC4740, PC4741,PC4742 Reserve for FB noise EE
21 79 Reserve EC7941 EMI request EMI
22 21 Reserve C2105 Reserve for SIO_RCIN# noise EE
23 47 PR4727 from 10ohm to 0 ohm power team request power
24 64 DEL R6302,R6303, add EL6301DEL R6304,R6305, add EL6302
EMI request
X01
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Change HistoryCustom
90 90Friday, May 28, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Change HistoryCustom
90 90Friday, May 28, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Ansenal DJ1 AMD UMA A00
Change HistoryCustom
90 90Friday, May 28, 2010
<Core Design>
Change notes - Page 2
PAGE OWNERDATE VERSON Issue DescriptionModify ListITEM
25 60 EC6007 and EC6008 from 100p to 0.01uF codec vendor suggestion EE
26 37 R3737 from 0R to 33R for SPI_CLK over and under shoot EE
27 Add glue for choke padPL4701,PL4703,PL4601,PL4602,PL5001,PL4901 power
28 55 L5502,L5503 bead to 10ohm for SIV CRT G, B report fail EE
29 42C4202,C4204, C4208 to 4.7uF For sequence
EE
1 50 Change PR5010 from 4.2KR to 8.25KR Avoid +1.1V_RUN OCP power
2 69 Change HSC1 from 74.06781.07B(AKE) to 74.05711.07B(SEKIO)
Avoid AKE and SEKIO footprint not match EE
X023 20 Exchange Lan & Wlan signal EEFor lan loop
4 37 Add one 2N7002 to pull low PSID_EC For RCID function EE
5 37 Change KBC GPI81 from NB_VDDR_EN to KBC_RCID For RCID function
6 79 Remove HBT1 stand off For ME request
EE
ME
7 37 Change PCB version from X01 to X02 EEFor version change
8 37 Remove NB_VDD_EN signal EEFor GPIO change
A00
1 60Change RTC1 from 62.70001.011 to 62.70001.051
2 60Change MICIN1 from 22.10133.K31 to 22.10133.K71
For CE request
For ME request
CE
ME
3 37 Add R3729 to pull high PCB_VER0 For MB VERSION ID change EE
4 63Change EL6301 and EL6302 from 68.02012.201 to 69.10087.011 Add second source EE
5 49 PR4905 PWR change from +3.3V_ALW to +3.3V_RUN PWR saving EE
6 39 Dummy D3901 paste R3915 For Fan EE
7 short PAD R1329 R2304 R3014 R3017 R3020 R3002 R3003 R3004 R1342 EE
8 short PAD R2303 R3732 R3751 R3757 R3906 R6203 R6205 EE
9 short PAD PR4616 PR4619 PR4620 PR4706 PR4709 PR4712PR4719 PR4729 PR4730 PR4733 PR4734 PR4903 PR4910 PR5016 EE
PSE request
PSE request
PSE request
10short PAD R1316 R1317 R1323 R1324 R1325 R2305R2308 R2306 R3744 R3904 R3910 R5412 PSE request EE