Alse Uart Us

8/6/2019 Alse Uart Us

http://slidepdf.com/reader/full/alse-uart-us 1/18



© Bertrand CUZEAU - [email protected]

Introduction

We will demonstrate, on a “real-life” example, how a

sound HDL methodology can be used in conjunctionwith modern synthesis and simulation tools.

Note : the source code we provide here if for teaching purpose only.

This code belongs to ALSE. If you want to use it in your projects please contact us.




UART Specification

We want to address the following needs :

• Transmit / Receive with h/w handshake• “N81” Format , but plan for parity

• Speed : 1200..115200 baud (Clock = 14.7456 MHz)

• No internal Fifo (usually not needed in an FPGA !)• Limited frame timing checks




Methodology

We adopt the following constraints :

• Standard & 100% portable VHDL Description :- Synthesis- Simulation- Target FPGA (or CPLD)

• Complete functional Simulation with file I/O.

• Should work “in vivo” on an existing ALSE demo board.



Application Architecture

I320

UARTS

Baud[2:0]

CLK

Din[7:0]

LD

RST

RxDout[7:0]

RxErrRxRDY

Tx

TxBusy

I307C

D Q

I306C

D Q

I218

I14*

I202*

I317*

I318*

I319*

I54*

I15*

SDout[7:0]TX

TXout

LD_SDout TxBusy

TxBusyRXFLEX

RawRx RXSDout[7:0] SDout[7:0] CTSFLEX

CLKSDin[7:0]

SDin[7:0]Baud[2:0]LD_SDout LD_SDout

RxRDYRxRDY

CLK RxErrRxErr

RST RSTRTS

RTSFLEXRawRTS RTS

CLK

RST

CLK CLKRST RST

DIPSW[2]Baud[2]

DIPSW[1]Baud[1]

DIPSW[0]Baud[0]

RS232 Inputs

External Baud Rate Selection

RS 232 Output

ApplicationUART module

(0=active)

Noted on PCB = RTSFlex

Inversion needed

Noted on PCB = CTSFlex





Baud Rate Generator

• Embedded in UARTS.

• Divides by 8, 16, 28, 48, 96, 192, 384 or 768

and builds Top16.

• Generates two “ticks” by further dividing Top16 :

- Transmit : TopTx, fixed rate

- Receive : TopRx, mid-bit, resynchronized




Transmitter

We use a very simple State Machine to control the

transmit shift register. The FSM inputs are :

– LD : Loads the character to transmit (Din)

– TopTx : Bit shifting command

For simplicity we code the FSM as a“re-synchronized Mealy”.




Receiver

We also use a State Machine :• Wait RX (Start bit) falling edge,

• Synchronize the Half-bit counter

• Sample RX at mid-bit and verify the Start bit• Loop on the data bits (+ parity) :

* Skip transition

* Sample at mid-bit

• Sample and Test Stop bit

• Return to Idle state (waiting for a new Start condition)



Receiver State Machine





Test Application

To test our UART, we use a trivial “application” which

increments the characters received and resends them !

(Example : “A”→“B”, “f”→“g”, “HAL”→”IBM”…)

This way, it is easy to verify the reveive and transmitoperations, both by simulation and on the demo board.




Test Bench

The VHDL Test Bench simply sends the ASCII character ‘A’

and displays the character(s) sent back by the system.

It is based on two behavioral UART routines (described in

another of our conferences).

A much more sophisticated Test Bench (with file I/O andconsole emulation with inter-character spacing) is provided by

ALSE in the commercial version.




Let’s make it work !

After the theory, we are now going to follow the entire design

flow, down to the Demo Board (~10 minutes) :

1. Build the Project

2. Syntactic Verification3. Unitary Functional Simulation

4. Unitary Logic Synthesis

5. System-Level Simulation6. Global Synthesis

7. Place and Route

8. Download & tests on the demo board (using HyperTerminal !)




Conclusion

It takes less than a working day to design and test a simple UART

like this one. Powerful HDL languages, as well as capable

Simulation and Synthesis Tools are now widely available.

With the right methodology and some design practice, projects that

used to be considered as “complex” become almost trivial.

Note : an enhanced version of this UART, still simple and efficient, is

available at ALSE, at a very affordable cost.

Alse Uart Us

Documents

Transcript of Alse Uart Us