Aca Lesson Plan for Unit 3

2
PTR TEACHING PROCEDURE FOMRAT DOC.No. Tch/ R/01 REV.No. 00 LESSON PLAN FOR ADVANCED COMPUTER ARCHITECTURE DATE PAGE No. 1 of 5 Faculty Name: T.PANDIARAJAN & E.VANITHA Dept: CSE Date: SEMESTER (pl tick): I YEAR / III SEM / IV / V / VI / VII / VIII PL. TICK ANY ONE : THEORY DURATION: Dec 2011- Apr2012 S.N O SYLLABUS (UNIT 3) DATE Remarks (Signat ure) Plan Actual 1 Symmetric memory architectures 7/2/12 22/2/12 2 shared memory architectures 8/2/12 22/2/12 3 Performance issues 9/2/12 23/2/12 4 Performance issues 10/2/12 23/2/12 5 Synchronization 14/2/12 25/2/12 6 Models of memory consistency 15/2/12 28/2/12 7 Models of memory consistency 16/2/12 28/2/12 8 Introduction to Multithreading 21/2/12 29/2/12 9 Multi threading 22/2/12 29/2/12 COMMENTS DURING SURPRISE WITNESS OF DELVERY PROCESS BY

description

lp 3

Transcript of Aca Lesson Plan for Unit 3

Page 1: Aca Lesson Plan for Unit 3

PTRTEACHING PROCEDURE FOMRAT

DOC.No. Tch/R/01REV.No. 00

LESSON PLAN FORADVANCED COMPUTER ARCHITECTURE

DATEPAGE No. 1 of 5

Faculty Name: T.PANDIARAJAN & E.VANITHA

Dept: CSEDate: SEMESTER (pl tick): I YEAR / III SEM / IV / V / VI / VII / VIIIPL. TICK ANY ONE : THEORY DURATION: Dec 2011-Apr2012

S.NO SYLLABUS(UNIT 3)

DATE Remarks (Signature)

Plan Actual

1 Symmetric memory architectures 7/2/12 22/2/12

2 shared memory architectures 8/2/12 22/2/12

3 Performance issues 9/2/12 23/2/12

4 Performance issues 10/2/12 23/2/12

5 Synchronization 14/2/12 25/2/12

6 Models of memory consistency 15/2/12 28/2/12

7 Models of memory consistency 16/2/12 28/2/12

8 Introduction to Multithreading 21/2/12 29/2/12

9 Multi threading 22/2/12 29/2/12

COMMENTS DURING SURPRISE WITNESS OF DELVERY PROCESS BY PRINCIPAL / HOD / SENIOR FACULTY ( with date [s] of visit)

Reviewed By: Approved By:

H.O.D Signature PRINCIPAL Signature