6 months/weeks training in Vlsi,jalandhar
-
Upload
deepikakaler1 -
Category
Education
-
view
171 -
download
0
description
Transcript of 6 months/weeks training in Vlsi,jalandhar
![Page 1: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/1.jpg)
![Page 2: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/2.jpg)
VLSI DESIGN
![Page 3: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/3.jpg)
Contents• About Cadbridge semiconductor
• IC & Classification
• VLSI introduction & objective
• VLSI design flow
• VLSI application
• VLSI companies in India
• How can we placed in cadbrige semiconductor
• IEEE paper implemented , improved & work on by me.
• Conclusion
![Page 4: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/4.jpg)
Cadbridge semiconductor
• CADBRIDGE SEMICONDUCTOR is a emerging company in electronics field.
• Corporate office - greater Noida .• Branch office - jalander ( Panjab) , jaipur ( Rajasthan)
introduction
Vision • To support a multicultural environment and make it
our business to hire, inspire and develop the very best people in the industry, worldwide.
![Page 5: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/5.jpg)
Area of workWork on
• Memories
• PCB Design
• Digital security lock
• Robots
• Image processing
• MATLAB
• ARM KIT
• AVR KIT
Fature project
• FPGA Board design
• CPLD Board design
• DSP KIT Design
• microcontroller
Arm kit Avr kit
products
![Page 6: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/6.jpg)
Integrated Circuits(ICs)
What is Integrated Circuit?
Integrated Circuits contains several transistors fabricated on a single chip.
![Page 7: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/7.jpg)
Classification of Integrated CircuitsSize classification( historical ) <100 SSI 1963
100-3000 MSI 1970
3000 – 30000 LSI 1975
30000 – 1000000 VLSI 1980
> 1000000 ULSI 1990
![Page 8: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/8.jpg)
VLSI introduction : Objectives
introduction :• A VLSI (Very Large Scale Integration) system integrates millions of
“electronic components” in a small area (few mm2 few cm2).
Objectives: design “efficient” VLSI systems that has:
• Circuit Speed (high )
• Power consumption ( low )
• Design Area ( low )
![Page 9: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/9.jpg)
Vlsi design flow1. idea (need) 2.
specifications3. design architecture 4. RTL
coding
5. RTL Verification
6. Synthesis
7.Foundry8.IC Chip
![Page 10: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/10.jpg)
1. Ideas
• Microprocessor• Microcontroller• Memories• Printer• Mobile• Digital security lock
Any thing we needs chip
![Page 11: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/11.jpg)
This is the crucial step as it will affect the future of the product. Here, vendors may want to get feedback from potential customers on what they are looking for
• Instruction set
• Interface (I/O pins)
• Organization of the system
• Functionality of each unit in the system, and how to communicate it to other units.
2.Specifications
![Page 12: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/12.jpg)
3. Design architecture
• This is where the main work starts. With the help of the specification sheet the target IC’s architecture is decided and a layout for same is created by design engineers using EDA tools.
EDA Tools : • Synopsys – astro• activehdl• Xilinx - ise design suite• Cadence - encounter digital ic design
![Page 13: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/13.jpg)
![Page 14: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/14.jpg)
4. RTL codingRTL - register transfer level. • This implies that the
VHDL/VERILOG code written based on the architecture describes how data is transformed as it is passed from register to register.
RTL coding tools• xilinx ise,• Vim,• Emacs, • conTEXT,• HDL TurboWriter
![Page 15: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/15.jpg)
VHDL• Not case sensitive.
• Difficult to learn.
• Based on pascal & ada.
• Strongly typed.
VERILOG• Case sensitive.
• Easy to learn.
• Based on c.
• Not strongly typed.
HDL – Hardware Description Language � A programming language that can describe the functionality and timing of the hardware.
Types of HDL • VHDL ( Very high speed integrated circuit Hardware
Description Language)• VERILOG • SYSTEM VERILOG
Difference
![Page 16: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/16.jpg)
5. RTL Verification
RTL simulation and verification is one of the important step. This ensures that the design is logically correct and without major timing errors. It is advantageous to perform this step, especially in the early stages of the design.
RTL verification tools •
Modelsim
• Finsim
• Verilog - XL
• TestBuilder
• Xilinx ise
![Page 17: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/17.jpg)
RTL verification wave form
![Page 18: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/18.jpg)
6. synthesis
This is where the design now start to get physical. Logic synthesis is a process by which the desired circuit behavior i.e. Register Transistor Level is turned into a design in terms of logic gates which drives the circuit or architecture.
Synthesis tools/kit• FPGA
(Altera,digiland,xilinx)• CPLD ( altera ,
digiland )
![Page 19: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/19.jpg)
FPGA KIT Field programmable gate array (FPGA) • It is a IC which can be be programmable by user to
capture the logic.• Capable to capturing 100,000 designed gates.
![Page 20: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/20.jpg)
7.FoundryThe design is sent for Fabrication for mass production to foundry .
![Page 21: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/21.jpg)
8.IC Chip
![Page 22: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/22.jpg)
Application of VLSI
![Page 23: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/23.jpg)
Vlsi companies in india
![Page 24: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/24.jpg)
How can we placed in CAD BRIDGE
o DIGITAL ELECTRONICSo VERILOG (VLSI)o MATLABo FPGAo IMAGE PROCCESINGo EMBEDDED SYSTEMo PLC SCADAo ANTEENAo POWER ELECTRONICSo Wireless
communication
FULL TIME
PART TIME
WORKING TYPES
Knowledge about any following area
![Page 25: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/25.jpg)
IEEE Research paper I have implemented
• Area-Efficient 3-Input Decimal Adders Using Simplified Carry and Sum Vectors.
• A review of clock gating techniques.
• A Pipelined 8to 10 bit Encoder for a High speed Transmission.
• VLSI implementation of adders for High speed ALU.
![Page 26: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/26.jpg)
IEEE Research paper I have improved
• Design of High Speed Area Optimized Binary Coded Decimal Digit Adder and Multiplier .
• Area-Efficient 3-Input Decimal Adders Using Simplified Carry and Sum Vectors .
• VLSI implementation of adders for High speed ALU.
![Page 27: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/27.jpg)
Research paper on which I am working
• Area and Power Efficient Viterbi Decoder for Storage.
• VHDL design of lossy DWT based image compression technique for video conferencing.
• Faster and Energy-Efficient Signed Multipliers.
• FPGA IMPLEMENTATION OF LOW POWER
PIPELINED 32-BIT RISC PROCESSOR .
![Page 28: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/28.jpg)
Vlsi is suitabale for fabrication of larger number of components on a single chip.
VHDL/VERILOG is used for digital circuit designing and to validate the design and check the design specification.
CONCLUSION
![Page 29: 6 months/weeks training in Vlsi,jalandhar](https://reader033.fdocuments.in/reader033/viewer/2022052621/557ccfd0d8b42aa2298b4929/html5/thumbnails/29.jpg)
THANK YOU
QUARRYS???