18th & 19th Lecture

20
Finite State Finite State Machines Machines ASIC DESIGN USING FPGA BEIT VII KICSIT Lecture 18-19

description

Digital design lect 18 19

Transcript of 18th & 19th Lecture

Page 1: 18th & 19th Lecture

1

Finite State MachinesFinite State MachinesFinite State MachinesFinite State Machines

ASIC DESIGN USING FPGA

BEIT VII

KICSIT

Lecture 18-19

Page 2: 18th & 19th Lecture

2

Two Types of Logic CircuitsTwo Types of Logic Circuits

Lecture 18-19

Page 3: 18th & 19th Lecture

Lecture 18-19 3

State MachineState Machine

• Any device that stores the status of something at a given time.

• Can operate on input to change the status and/or cause an action or output to take place for any given change.

Page 4: 18th & 19th Lecture

Lecture 18-19 4

State MachineState Machine

• A Finite State Machine (FSM) is one that has a limited or finite number of possible states.

• There are a number of ways to show state machines, from simple tables through graphically animated illustrations.

Page 5: 18th & 19th Lecture

Lecture 18-19 5

State MachineState Machine

• A computer is basically a state machine.

• Machine instruction is input that changes one or more states and may cause other actions to take place.

• The read-only memory from which a program is loaded stores a state.

• The boot program itself is an initial state.

• The application result is the output.

Page 6: 18th & 19th Lecture

6

States and State VariablesStates and State Variables

Lecture 18-19

Page 7: 18th & 19th Lecture

7

Basic Sequential ElementsBasic Sequential Elements

Lecture 18-19

Page 8: 18th & 19th Lecture

8

Simultaneous Input ChangesSimultaneous Input Changes

Lecture 18-19

Page 9: 18th & 19th Lecture

9

Setup and Hold TimeSetup and Hold Time

Lecture 18-19

Page 10: 18th & 19th Lecture

10

Mealy State MachineMealy State Machine

Lecture 18-19

• A Mealy state Machine’s output depends on both the state variables and the current input.

Page 11: 18th & 19th Lecture

11

Moore State MachineMoore State Machine

Lecture 18-19

• A Moore state Machine’s output depends only on the state variables.

Page 12: 18th & 19th Lecture

12

Mealy vs. MooreMealy vs. Moore

Lecture 18-19

Page 13: 18th & 19th Lecture

13

State Machine Design ProcessState Machine Design Process

Lecture 18-19

Page 14: 18th & 19th Lecture

14

Example of a State MachineExample of a State Machine

Lecture 18-19

Page 15: 18th & 19th Lecture

15

Machine States (Moore FSM)Machine States (Moore FSM)

Lecture 18-19

Page 16: 18th & 19th Lecture

16

States Diagram (Moore FSM)States Diagram (Moore FSM)

Lecture 18-19

Page 17: 18th & 19th Lecture

17

States Table (Moore FSM)States Table (Moore FSM)

Lecture 18-19

Page 18: 18th & 19th Lecture

18

Machine States (Mealy FSM)Machine States (Mealy FSM)

Lecture 18-19

Page 19: 18th & 19th Lecture

19

States Diagram (Mealy FSM)States Diagram (Mealy FSM)

Lecture 18-19

Page 20: 18th & 19th Lecture

20

States Table (Mealy FSM)States Table (Mealy FSM)

Lecture 18-19