1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog...
-
Upload
grant-oneal -
Category
Documents
-
view
214 -
download
1
Transcript of 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog...
![Page 1: 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog Systems for Verifying Chips Aadithya V. Karthik, Sayak Ray,](https://reader030.fdocuments.in/reader030/viewer/2022032722/56649ceb5503460f949b7525/html5/thumbnails/1.jpg)
1/6Aadithya V. Karthik <[email protected]> Feb 2014, BEARS lightning talk, Berkeley
ABCD: “Booleanizing” AnalogSystems for Verifying Chips
Aadithya V. Karthik,
Sayak Ray, Pierluigi Nuzzo, Alan Mishchenko,Robert Brayton, and Jaijeet Roychowdhury
EECS Dept., The University of California, Berkeley
Feb 2014, BEARS, Berkeley
![Page 2: 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog Systems for Verifying Chips Aadithya V. Karthik, Sayak Ray,](https://reader030.fdocuments.in/reader030/viewer/2022032722/56649ceb5503460f949b7525/html5/thumbnails/2.jpg)
2/6Aadithya V. Karthik <[email protected]> Feb 2014, BEARS lightning talk, Berkeley
The Problem: Verifying a Chip
Specification
Chip designers
Chip
![Page 3: 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog Systems for Verifying Chips Aadithya V. Karthik, Sayak Ray,](https://reader030.fdocuments.in/reader030/viewer/2022032722/56649ceb5503460f949b7525/html5/thumbnails/3.jpg)
3/6Aadithya V. Karthik <[email protected]> Feb 2014, BEARS lightning talk, Berkeley
Surrounded byDigital Logic
Example: SERDES
Analogparts
PLL
CDR I/O
The Problem: AMS Verification
Want to verify complete systemo e.g., eye opening height > 1V?
Proof or counter-example needed
>1V
![Page 4: 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog Systems for Verifying Chips Aadithya V. Karthik, Sayak Ray,](https://reader030.fdocuments.in/reader030/viewer/2022032722/56649ceb5503460f949b7525/html5/thumbnails/4.jpg)
4/6Aadithya V. Karthik <[email protected]> Feb 2014, BEARS lightning talk, Berkeley
Our approach: “Booleanize” the analog parts
Best verification tools = all Boolean, no continuous
Digital componentsVerification tools accept
Analog components
Challenge: Analog models Digital models+Continuous Boolean
(don't mix)
SAR-ADC Boolean T/Happroximation Boolean
comparatorapproximation
Boolean DACapproximation
ALLBOOLEAN
Formal verification, high-speed simulation, test pattern generation, ...
ABCD: Booleanapproximation
… for the full combined system!
Fast
![Page 5: 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog Systems for Verifying Chips Aadithya V. Karthik, Sayak Ray,](https://reader030.fdocuments.in/reader030/viewer/2022032722/56649ceb5503460f949b7525/html5/thumbnails/5.jpg)
5/6Aadithya V. Karthik <[email protected]> Feb 2014, BEARS lightning talk, Berkeley
ABCD in action
Analog CircuitPurely Boolean
ModelABCD
Bit Sequence
Example: Channel + Equalizer
![Page 6: 1/6 Aadithya V. Karthik Feb 2014, BEARS lightning talk, Berkeley ABCD: “Booleanizing” Analog Systems for Verifying Chips Aadithya V. Karthik, Sayak Ray,](https://reader030.fdocuments.in/reader030/viewer/2022032722/56649ceb5503460f949b7525/html5/thumbnails/6.jpg)
6/6Aadithya V. Karthik <[email protected]> Feb 2014, BEARS lightning talk, Berkeley
Circuits Successfully Booleanized
Charge pump
Equalizer
Delay line
Power grid
SAR-ADC
I/O signaling system