12-SequentialAnalysis-6

download 12-SequentialAnalysis-6

of 5

description

sequential analysis

Transcript of 12-SequentialAnalysis-6

  • October 20, 2003 Sequential circuit analysis 1

    Sequential circuit analysis

    Last week we started talking about latches and flip-flops, which are basic one-bit memory units.

    Today well talk about sequential circuit analysis and design. First, well see how to analyze and describe sequential circuits.

    State tables show the inputs, outputs, and flip-flop state changes for sequential circuits.

    State diagrams are an alternative but equivalent way of showing the same information.

    Combinationalcircuit

    Inputs

    Memory

    Outputs

    October 20, 2003 Sequential circuit analysis 2

    Review: Flip-flop variations

    We can make different versions of flip-flops based on the D flip-flop, just like we made different latches based on the SR latch.

    A JK flip-flop has inputs that act like S and R, but the inputs JK=11 are used to complement the flip-flops current state.

    A T flip-flop can only maintain or complement its current state.

    C T Qnext0 x No change1 0 No change1 1 Qcurrent

    C J K Qnext0 x x No change1 0 0 No change1 0 1 0 (reset)1 1 0 1 (set)1 1 1 Qcurrent

    October 20, 2003 Sequential circuit analysis 3

    Review: Characteristic tables

    The tables that weve made so far are called characteristic tables. They show the next state Q(t+1)

    in terms of the current state Q(t)and the inputs.

    For simplicity, the control input C is not usually listed.

    Again, these tables dont indicate the positive edge-triggered behavior of the flip-flops that well be using.

    D Q(t+1) Operation0 0 Reset1 1 Set

    T Q(t+1) Operation0 Q(t) No change1 Q(t) Complement

    J K Q(t+1) Operation0 0 Q(t) No change0 1 0 Reset1 0 1 Set1 1 Q(t) Complement

    October 20, 2003 Sequential circuit analysis 4

    Review: Characteristic equations

    We can also write characteristic equations, where the next state Q(t+1) is defined in terms of the current state Q(t) and inputs.

    D Q(t+1) Operation0 0 Reset1 1 Set

    T Q(t+1) Operation0 Q(t) No change1 Q(t) Complement

    J K Q(t+1) Operation 0 0 Q(t) No change 0 1 0 Reset 1 0 1 Set 1 1 Q(t) Complement

    Q(t+1) = D

    Q(t+1) = KQ(t) + JQ(t)

    Q(t+1) = TQ(t) + TQ(t)= T Q(t)

    October 20, 2003 Sequential circuit analysis 5

    Review: Characteristic equations

    We can also write characteristic equations, where the next state Q(t+1) is defined in terms of the current state Q(t) and inputs.

    D Q(t+1) Operation0 0 Reset1 1 Set

    T Q(t+1) Operation0 Q(t) No change1 Q(t) Complement

    J K Q(t+1) Operation 0 0 Q(t) No change 0 1 0 Reset 1 0 1 Set 1 1 Q(t) Complement

    Q(t+1) = D

    Q(t+1) = KQ(t) + JQ(t)

    Q(t+1) = TQ(t) + TQ(t)= T Q(t)

    October 20, 2003 Sequential circuit analysis 6

    Flip flop timing diagrams

    Present state and next state are relative terms. In the example JK flip-flop timing diagram on the left, you can see that

    at the first positive clock edge (1), J=1, K=1 and Q(1) = 1. We can use this information to find the next state, Q(2) = Q(1). Q(2) appears right after the first positive clock edge, as shown on the

    right. It will not change again until after the second clock edge.

    C

    J

    K

    Q

    (1) (2) (3) (4)

    These values at clock cycle 1...

    C

    J

    K

    Q

    (1) (2) (3) (4)

    determine the next Q

  • October 20, 2003 Sequential circuit analysis 7

    Present and next are relative

    Similarly, the values of J, K and Q at the second positive clock edge can be used to find the value of Q during the third clock cycle.

    When we do this, Q(2) is now referred to as the present state, and Q(3) is now the next state.

    C

    J

    K

    Q

    1 2 3 4

    C

    J

    K

    Q

    1 2 3 4

    October 20, 2003 Sequential circuit analysis 8

    Positive edge triggered

    One final point to repeat: the flip-flop outputs are affected only by the input values at the positive edge. In the diagram below, K changes rapidly between the second and

    third positive edges. But its only the input values at the third clock edge (K=1, and J=0

    and Q=1) that affect the next state, so here Q changes to 0. This is a fairly simple timing model. In real life there are setup times

    and hold times to worry about as well, to account for internal and external delays.

    C

    J

    K

    Q

    1 2 3 4

    October 20, 2003 Sequential circuit analysis 9

    Summary

    To use memory in a larger circuit, we need to: Keep the latches disabled until new values are ready to be stored. Enable the latches just long enough for the update to occur.

    A clock signal is used to synchronize circuits. The cycle time is chosen to reflect how long combinational operations take. (and becomes a constraint on all combinatorial operations whose

    output needs to be stored at the end of the clock cycle) Flip-flops further restrict the memory writing interval, to just the

    positive edge of the clock signal. This ensures that memory is updated only once per clock cycle. There are several different kinds of flip-flops, but they all serve

    the same basic purpose of storing bits. Next week well talk about how to analyze and design sequential circuits

    that use flip-flops as memory.

    October 20, 2003 Sequential circuit analysis 10

    An example sequential circuit

    Here is a sequential circuit with two JK flip-flops. There is one input, X, and one output, Z.

    The values of the flip-flops (Q1Q0) form the state, or the memory, of the circuit.

    The flip-flop outputs also go back into the primitive gates on the left. This fits the general sequential circuit diagram at the bottom.

    Combinationalcircuit

    Inputs

    Memory

    OutputsX Z

    Q0Q1

    October 20, 2003 Sequential circuit analysis 11

    How do you analyze a sequential circuit?

    For a combinational circuit we could find a truth table, which shows how the outputs are related to the inputs.

    A state table is the sequential analog of a truth table. It shows inputs and current states on the left, and outputs and next states on the right. For a sequential circuit, the outputs are dependent upon not only the

    inputs, but also the current state of the flip-flops. In addition to finding outputs, we also need to find the state of the

    flip-flops on the next clock cycle.

    October 20, 2003 Sequential circuit analysis 12

    Analyzing our example circuit

    A basic state table for our example circuit is shown below.

    Remember that there is one input X, one output Z, and two flip-flops Q1Q0.

    The present state Q1Q0 and the input will determine the next state and the output.

    Present State Inputs Next State OutputsQ1 Q0 X Q1 Q0 Z0 0 00 0 10 1 00 1 11 0 01 0 11 1 01 1 1

  • October 20, 2003 Sequential circuit analysis 13

    The outputs are easy

    The output depends on the current state Q0 and Q1 as well as the inputs.

    From the diagram, you can see thatZ = Q1Q0X

    Output at the current time

    Present State Inputs Next State OutputsQ1 Q0 X Q1 Q0 Z0 0 0 00 0 1 00 1 0 00 1 1 01 0 0 01 0 1 01 1 0 01 1 1 1

    October 20, 2003 Sequential circuit analysis 14

    Flip-flop input equations

    Finding the next states is harder. To do this, we have to figure out how the flip-flops are changing.

    Step 1:Find Boolean expressions for the flip-flop inputs.

    I.e. How do the inputs (say, J & K) to the flipflops depend on the current state and input

    Step 2:Use these expressions to find the actual flip-flop input values for each possible combination of present states and inputs.

    I.e. Fill in the state table (with new intermediate columns)

    Step 3:Use flip-flop characteristic tables or equations to find the next states, based on the flip-flop input values and the present states.

    October 20, 2003 Sequential circuit analysis 15

    Step 1: Flip-flop input equations

    For our example, the flip-flop input equations are:

    J1 = X Q0K1 = X + Q0

    J0 = X + Q1K0 = X

    JK flip-flops each have twoinputs, J and K. (D and T flip-flops have one input each.)

    October 20, 2003 Sequential circuit analysis 16

    Step 2: Flip-flop input values

    With these equations, we can make a table showing J1, K1, J0 and K0 for the different combinations of present state Q1Q0 and input X.

    J1 = X Q0 J0 = X + Q1K1 = X + Q0 K0 = X

    Present State Inputs Flip-flop InputsQ1 Q0 X J1 K1 J0 K00 0 0 0 0 0 10 0 1 0 1 1 00 1 0 1 1 0 10 1 1 0 1 1 01 0 0 0 0 1 11 0 1 0 1 1 01 1 0 1 1 1 11 1 1 0 1 1 0

    October 20, 2003 Sequential circuit analysis 17

    Step 3: Find the next states

    Finally, use the JK flip-flop characteristic tables or equations to find the next state of each flip-flop, based on its present state and inputs.

    The general JK flip-flop characteristic equation is:Q(t+1) = KQ(t) + JQ(t)

    In our example circuit, we have two JK flip-flops, so we have to apply this equation to each of them:

    Q1(t+1) = K1Q1(t) + J1Q1(t)Q0(t+1) = K0Q0(t) + J0Q0(t)

    We can also determine the next state foreach input/current state combinationdirectly from the characteristic table.

    J K Q(t+1) Operation0 0 Q(t) No change0 1 0 Reset1 0 1 Set1 1 Q(t) Complement

    October 20, 2003 Sequential circuit analysis 18

    Step 3 concluded

    Finally, here are the next states for Q1 and Q0, using these equations:Q1(t+1) = K1Q1(t) + J1Q1(t)Q0(t+1) = K0Q0(t) + J0Q0(t)

    Present State Inputs FF Inputs Next StateQ1 Q0 X J1 K1 J0 K0 Q1 Q00 0 0 0 0 0 1 0 00 0 1 0 1 1 0 0 10 1 0 1 1 0 1 1 00 1 1 0 1 1 0 0 11 0 0 0 0 1 1 1 11 0 1 0 1 1 0 0 11 1 0 1 1 1 1 0 01 1 1 0 1 1 0 0 1

  • October 20, 2003 Sequential circuit analysis 19

    Getting the state table columns straight

    The table starts with Present State and Inputs. Present State and Inputs yield FF Inputs. Present State and FF Inputs yield Next State, based on the flip-

    flop characteristic tables. Present State and Inputs yield Output.

    We really only care about FF Inputs in order to find Next State.

    Present State Inputs FF Inputs Next State OutputsQ1 Q0 X J1 K1 J0 K0 Q1 Q0 Z0 0 0 0 0 0 1 0 0 00 0 1 0 1 1 0 0 1 00 1 0 1 1 0 1 1 0 00 1 1 0 1 1 0 0 1 01 0 0 0 0 1 1 1 1 01 0 1 0 1 1 0 0 1 01 1 0 1 1 1 1 0 0 01 1 1 0 1 1 0 0 1 1

    October 20, 2003 Sequential circuit analysis 20

    State diagrams

    00 01

    1011

    1/0

    0/00/0

    0/0

    0/0 1/0

    1/01/1

    Present State Inputs Next State OutputsQ1 Q0 X Q1 Q0 Z0 0 0 0 0 00 0 1 0 1 00 1 0 1 0 00 1 1 0 1 01 0 0 1 1 01 0 1 0 1 01 1 0 0 0 01 1 1 0 1 1

    We can also represent the state table graphically with a state diagram. A diagram corresponding to our example state table is shown below.

    input output

    state

    October 20, 2003 Sequential circuit analysis 21

    Sizes of state diagrams

    00 01

    1011

    1/0

    0/00/0

    0/0

    0/0 1/0

    1/01/1

    Present State Inputs Next State OutputsQ1 Q0 X Q1 Q0 Z0 0 0 0 0 00 0 1 0 1 00 1 0 1 0 00 1 1 0 1 01 0 0 1 1 01 0 1 0 1 01 1 0 0 0 01 1 1 0 1 1

    Always check the size of your state diagrams. If there are n flip-flops, there should be 2n nodes in the diagram. If there are m inputs, then each node will have 2m outgoing arrows.

    From each state In our example,

    We have two flip-flops, and thus four states or nodes. There is one input, so each node has two outgoing arrows.

    October 20, 2003 Sequential circuit analysis 22

    Sequential circuit analysis summary

    To analyze sequential circuits, you have to: Find Boolean expressions for the outputs of the circuit and the flip-

    flop inputs. Use these expressions to fill in the output and flip-flop input

    columns in the state table. Finally, use the characteristic equation or characteristic table of

    the flip-flop to fill in the next state columns.

    The result of sequential circuit analysis is a state table or a state diagram describing the circuit.

    October 20, 2003 Sequential circuit analysis 23

    Sequential circuit design

    Now lets reverse the process: In sequential circuit design, we turn some description into a working circuit. We first make a state table or diagram to express the computation. Then we can turn that table or diagram into a sequential circuit.

    October 20, 2003 Sequential circuit analysis 24

    Sequence recognizers

    A sequence recognizer is a special kind of sequential circuit that looks for a special bit pattern in some input.

    The recognizer circuit has only one input, X. One bit of input is supplied on every clock cycle. For example, it

    would take 20 cycles to scan a 20-bit input. This is an easy way to permit arbitrarily long input sequences.

    There is one output, Z, which is 1 when the desired pattern is found. Our example will detect the bit pattern 1001:

    Inputs: 1 1 1 0 01 1 0 1 00 1 001 1 0 Outputs: 0 00 0 01 00 0 00 1 001 0 0

    Here, one input and one output bit appear every clock cycle. This requires a sequential circuit because the circuit has to remember

    the inputs from previous clock cycles, in order to determine whether or not a match was found.

  • October 20, 2003 Sequential circuit analysis 25

    A basic state diagram

    What state do we need for the sequence recognizer? We have to remember inputs from previous clock cycles. For example, if the previous three inputs were 100 and the current

    input is 1, then the output should be 1. In general, we will have to remember occurrences of parts of the

    desired patternin this case, 1, 10, and 100. Well start with a basic state diagram:

    A B C D1/0 0/0 0/0

    State MeaningA None of the desired pattern (1001) has been input yet.B Weve already seen the first bit (1) of the desired pattern.C Weve already seen the first two bits (10) of the desired pattern.D Weve already seen the first three bits (100) of the desired pattern.