Parallel Self Timed Adder
verilog sample ppr
Cmos Lecture
Kaushik Roy, Sharat Prasad-Low Power CMOS VLSI_ Circuit Design-Wiley (2000)
ISPD2010 Cns Contest v3
facenow logical
verilog code for comb. circuits
low power ic syllabus
datapath elements
Register file
