Digital Logic Design Gate-Level Minimization. 3-1 Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation.
