Implementing Downsampling FIR Filters in Xilinx FPGAs
Schneider Electric Zelio Logic
Xilinx System Generator for DSP User Guide
NetObjects_Fusion11_Gettingstarted
Analog Communication by U a Bakshi a P Godse PDF