NVD 13. Design of Efficient Binary Comparators IEEE 2014T

Vhdl Adders and Vedic Multipliers

QDCA for Reversible Logic Gate

Area Efficient Comp

Vhdl 16 Bit Reversible Alu

Low Power Mac for Digital Fir

Low Power Carry Skip Adder

Vlsi in Noise Cancellation