ASIC DESIGN OF THE OPENSPARC T1 PROCESSOR CORE
Processor Microarchitecture An Implementation Perspective