The x86 Instruction Set -

The x86Instruction Set

Robb T.Koether

The x86Instruction SetPush and Pop

Processingthe ASTNUM Nodes

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The x86 Instruction SetLecture 16

Intel Manual, Vols. 2A & 2B

Robb T. Koether

Hampden-Sydney College

Mon, Mar 16, 2009

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Outline

1 The x86 Instruction SetPush and Pop

2 Processing the ASTNUM NodesID NodesDEREF NodesPLUS NodesASSIGN NodesTIMES Nodes

3 Assignment

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The x86 Instruction Set

There is an online summary of the x86 instruction set.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Runtime Stack

The runtime stack is a portion of memory that is usedas a stack during program execution.The address of the top of the stack is stored in theregister esp, called the stack pointer.The stack grows in a “downward” direction.

When values are pushed, esp is decremented.When values are popped, esp is incremented.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Runtime Stack

esp points to the “top” of the stack.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Runtime Stack

Push the value 100 and decrement esp.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Runtime Stack

Push the value 200 and decrement esp again.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Runtime Stack

Pop a value and increment esp.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Runtime Stack

Pop another value and increment esp again.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Push and Pop Instructions

push and pop Instructionspush sourcepop destination

wheresource is a register, a memory address, or animmediate value.destination is a register or a memory address.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The Push and Pop Instructions

The push instruction will decrement the stack pointerand then move source to the stack.The pop instruction will move the value on the stack todestination and then increment the stack pointer.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Processing the Syntax Tree

The syntax tree is processed in a left-to-right post-ordertraversal.At each node

Process the left subtree.Process the right subtree.Process the node.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Using the Stack

As each node of the syntax tree is executed, it willleave its result on the run-time stack.The next node will pop that result off the stack (if itneeds it) and then push its own result onto the stack (ifthere is one), and so on.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

The syntax tree for a = b + c - 5 is

DEREF DEREF

ASSIGN

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

ID - Push the address of a.

ID - Push the address of b.

DEREF - Pop the address of b, push thevalue of b.

ID - Push the address of c.

DEREF - Pop the address of c, push thevalue of c.

PLUS - Pop two values, add them, push theresult.

NUM - Push 5.

MINUS - Pop two values, subtract them,push the result.

ASSIGN - Pop the value and the address,store the value at the address, push theresult.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

Example

DEREF DEREF

ASSIGN

NUM - Push 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

A NUM Node

Example (A NUM Node)push $5

A NUM node loads the integer whose value is stored inthe node.For example, to load 5:The $ sign means the “immediate” value 5.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

An ID Node

Example (An ID Node)lea a,%eaxpush %eax

A ID node pushes the address of the name that isstored in the node.For example, to push the address a:The instruction “push a” would not push the addressof a; it would push the value at address of a, i.e., thevalue of a, which is not what we want.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

A DEREF Node

Example (The DEREF Node)pop %eaxpush (%eax)

A DEREF node expects to find a memory address ontop of the stack.It pushes the value stored at that address.The parentheses mean “the value at the address in theregister.”This is the indirect addressing mode.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The add Instruction

The add Instructionadd source,destination

wheresource is a register, a memory address, or animmediate value.destination is a register or a memory address.

The value at source is added to the value atdestination and the result is stored atdestination

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

A PLUS Node

Example (A PLUS Node)pop %edxpop %eaxadd %edx,%eaxpush %eax

A PLUS node expects to find two numbers on the stack.The right operand should be on top.It pops the values, adds them, and pushes the result.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

An ASSIGN Node

Example (An ASSIGN Node)pop %eaxpop %edxmov %eax,(%edx)push %eax

An ASSIGN node expects to find an address and avalue on the stack.The value should be on top.It pops the value and the address, stores the value atthe address, and pushes the value.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The imul Instruction

The imul instruction performs multiplication of signedintegers.There are three formats.For each format, the destination is edx:eax, whichholds a 64-bit value.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The imul Instruction (Type 1)imul source

wheresource is one operand.eax is the other operand.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The imul Instruction (Type 2)imul register,source

wheresource is a register, a memory address, or animmediate value.register is the destination.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

The imul Instruction (Type 3)imul register,source,immediate

whereregister is the destination.source is a register, a memory address, or animmediate value.immediate is a number.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

A TIMES Node

Example (A TIMES Node)pop %eaxpop %ecximul %ecxpush %eax

A TIMES node expects to find two values on the stack.It pops them, multiplies them, and pushes the result.

Robb T.Koether

ID Nodes

DEREF Nodes

PLUS Nodes

ASSIGN Nodes

TIMES Nodes

Assignment

HomeworkRead the descriptions of the above operations in theIntel Manual, Vols. 2A and 2B.Also, look up and read about subtraction and division.

The x86 Instruction Set -

Documents

Transcript of The x86 Instruction Set -

1 x86’s instruction sets. 2 Instruction Set Classification Transfer Move Arithmetic Add / Subtract Mul / Div, etc. Control Jump Call / Return, etc.

x86-64 Machine-Level Programmingfp/courses/15411-f08/misc/asm64-handout.pdf · microprocessor based on its “x86-64” instruction set. As the name implies, x86-64 is an evolution

CBP 2002ITY 270 Computer Architecture1 Module Structure Whirlwind Review – Fetch-Execute Simulation Instruction Set Architectures RISC vs x86 How to build.

A Complete Formal Semantics of x86-64 User-Level ...The x86-64 instruction set architecture (ISA) is one of the most complex and widely used ISAs on servers and desktops, and ensuring

x86 Instruction Set

x87-Based Support for Floating-Point x86-64 Instruction ... 8-x87 FPU an… · x87-Based Support for Floating-Point x86-64 Instruction Set Architecture ... Adds a new integer data

In-depth analysis of x86 instruction set condition codes influence on

AMD's Bulldozer Architecturemeseec.ce.rit.edu/551-projects/spring2013/3-2.pdf · • Instruction Set: x86-64 (AMD64) o Includes Old x86 Registers o Extends Registers and adds new

X86 Instruction Set · •Security controls: On-prem vs cloud •Cloud environment is constantly changing. •Rapid changes often mean learning curve is steeper. •Security capability

Intel x86 Instruction Set ArchitectureIntel x86 Instruction Set Architecture Comppgz ygguter Organization and Assembly Languages Yung-Yu Chuang with slides by Kip Irvine

End-to-End Virtualization and Management · VMM runs on bare machine VMM virtualizes (emulates) hardware Virtualizes x86 ISA (Instruction Set Architecture) ... (Dell 1950) running

Systems I Instruction Set Architecture - Ifussell/courses/cs429h/lectures/...Instruction Set Architecture - I Topics Introduction to instruction sets Y86 as a subset of the X86 Basic

x86 64 Programming I · L08: x86-64 Programming I CSE351, Spring 2020 Instruction Set Philosophies Complex Instruction Set Computing (CISC): Add more and more elaborate and specialized

x86-64 Machine-Level Programmingfp/courses/15213-s06/misc/asm64-hando… · microprocessor based on its “x86-64” instruction set. As the name implies, x86-64 is an evolution of

X86 Opcode and Instruction Reference

Stratiﬁed Synthesis: Automatically Learning the x86-64 ...€¦ · Stratiﬁed Synthesis: Automatically Learning the x86-64 Instruction Set Stefan Heule Stanford University, USA

CS61C Other Instruction Sets: HP-PA and Intel x86 Lecture 22

Welcome to the Department of Computer Science - l …hilder/cs430-833/Notes/x86 PC... · Web viewx86 PC Architecture x86 Instruction Set gcc Calling Conventions x86 PC Emulation x86

Instruction Set - kitsandparts.comkitsandparts.com/keyer/Instruction Set AVR.pdf · 6-2 Instruction Set Complete Instruction Set Summary √) Not available in base-line microcontrollers

x86’s instruction sets