Post on 07-Aug-2018
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
1/30
SDD_discont.slx
Design Description
The MathWorks, Inc.
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
2/30
SDD_discont.slx
2
SDD_discont.slx: Design DescriptionThe MathWorks, Inc.
Publication date 13-Aug-2015 03:55:23
Copyright© 2015
For Internal Distribution Only
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
3/30
iii
Table of Contents
1. Model Version ............................................................. ................................................... 1
2. Root System ................................................................................... ................................ 2
Description ................................................. ........................................................ ........ 2
Blocks ....................................................................................................................... 2
Parameters .................................................................. ....................................... 2Block Execution Order ......................................................................................... 8
3. System Design Variables ..... ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ... 10
Design Variable Summary ..... ...... ..... ...... ..... ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ... 10
4. System Model Configuration ...... ..... ...... ..... ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ...... .... 11
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
4/30
iv
List of Figures
2.1. SDD_discont .......................... ........................................................ .............................. 2
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
5/30
v
List of Tables
2.1. "Backlash" Parameters ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... .... 2
2.2. "Dead Zone" Parameters ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ...... ..... .. 3
2.3. "Hit Crossing" Parameters ..... ...... ..... ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... 3
2.4. "Quantizer" Parameters ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... .. 3
2.5. "Rate Limiter" Parameters ..... ...... ...... ..... ...... ..... ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... 42.6. "Relay" Parameters ........................................................................................................ 4
2.7. "Saturation" Parameters .................................................................................................. 5
2.8. "Sine Wave" Parameters ................................................................................................. 5
2.9. "Sine Wave1" Parameters ...... ..... ...... ..... ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... . 6
2.10. "Sine Wave2" Parameters ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ..... 6
2.11. "Sine Wave3" Parameters ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ..... 6
2.12. "Sine Wave4" Parameters ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ..... 7
2.13. "Sine Wave5" Parameters ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ..... 7
2.14. "Sine Wave6" Parameters ..... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ..... ..... 8
3.1. Functions used in Design Variable Expressions ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... .. 10
4.1. SDD_discont Configuration Set ...................................................................................... 11
4.2. SDD_discont Configuration Set.Components(1) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 11
4.3. SDD_discont Configuration Set.Components(2) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 12
4.4. SDD_discont Configuration Set.Components(3) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 13
4.5. SDD_discont Configuration Set.Components(4) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 14
4.6. SDD_discont Configuration Set.Components(5) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 17
4.7. SDD_discont Configuration Set.Components(6) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 18
4.8. SDD_discont Configuration Set.Components(7) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 18
4.9. SDD_discont Configuration Set.Components(8) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... . 19
4.10. SDD_discont Configuration Set.Components(9) ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 21
4.11. SDD_discont Configuration Set.Components(8).Components(1) .. ... ... ... ... ... ... ... ... ... ... ... ... ... . 22
4.12. SDD_discont Configuration Set.Components(8).Components(2) .. ... ... ... ... ... ... ... ... ... ... ... ... ... . 23
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
6/30
1
Chapter 1. Model VersionVersion: 1.51
Last modified: Wed Mar 13 06:34:49 2013
Checksum: 4280411068 3492160781 1336864468 532973895
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
7/30
2
Chapter 2. Root System
Table of Contents
Description ............................................... ........................................................ .................. 2Blocks ............................................................................................................................... 2
Parameters ................................................................ ................................................. 2
Block Execution Order ................................................................................................. 8
Figure 2.1. SDD_discont
Copyright 2009-2011 The MathWorks, Inc.
This m ode l should contain a ll blocks in the Discontinuities library that a ren't virtual or compos ed of other blocks.
Sine Wave6
Sine Wave5
Sine Wave4
Sine Wave3
Sine Wave2
Sine Wave1
Sine WaveSaturation
Relay
Rate LimiterQuantizer
Simulink Report Ge nera tor (SDD Report) Test ModelSDD_discont
Hit Cros sing
Dead Zone
Backlash
Description
Simulink Report Generator (SDD Report) Test Model
Blocks
Parameters
"Backlash" (Backlash)
Table 2.1. "Backlash" Parameters
Parameter Value
Deadband width 1
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
8/30
Root System
3
Parameter Value
Initial output 0
Input processing Inherited
Enable zero-crossing det-
ection
on
Sample time (-1 for inhe-
rited)
-1
"Dead Zone" (DeadZone)
Table 2.2. "Dead Zone" Parameters
Parameter Value
Start of dead zone -0.5
End of dead zone 0.5
Saturate on integer overf-
low
on
Treat as gain when linear-
izing
on
Enable zero-crossing det-
ection
on
Sample time (-1 for inhe-
rited)
-1
"Hit Crossing" (HitCross)Table 2.3. "Hit Crossing" Parameters
Parameter Value
Hit crossing offset 0
Hit crossing direction either
Show output port on
Enable zero-crossing det-
ection
on
Sample time (-1 for inhe-
rited)
-1
"Quantizer" (Quantizer)
Table 2.4. "Quantizer" Parameters
Parameter Value
Quantization interval 0.5
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
9/30
Root System
4
Parameter Value
Treat as gain when linear-
izing
on
Sample time (-1 for inhe-
rited)
-1
"Rate Limiter" (RateLimiter)
Table 2.5. "Rate Limiter" Parameters
Parameter Value
Rising slew rate 1
Falling slew rate -1
Sample time mode inherited
Initial condition 0
Treat as gain when linear-
izing
on
"Relay" (Relay)
Table 2.6. "Relay" Parameters
Parameter ValueSwitch on point eps
Switch off point eps
Output when on 1
Output when off 0
Output minimum []
Output maximum []
Output data type Inherit: All ports same datatype
Lock output data type se-
tting against changes by
the fixed-point tools
off
Input processing Inherited
Enable zero-crossing det-
ection
on
Sample time (-1 for inhe-
rited)
-1
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
10/30
Root System
5
"Saturation" (Saturate)
Table 2.7. "Saturation" Parameters
Parameter Value
Upper limit 0.5Lower limit -0.5
Treat as gain when linear-
izing
on
Enable zero-crossing det-
ection
on
Sample time (-1 for inhe-
rited)
-1
Output minimum []
Output maximum []
Output data type Inherit: Same as inputLock output data type se-
tting against changes by
the fixed-point tools
off
Integer rounding mode Floor
"Sine Wave" (Sin)
Table 2.8. "Sine Wave" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 1
Phase (rad) 0
Samples per period 10
Number of offset sampl-es
0
Sample time 0
Interpret vector paramet-
ers as 1-D
on
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
11/30
Root System
6
"Sine Wave1" (Sin)
Table 2.9. "Sine Wave1" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 1
Phase (rad) 0
Samples per period 10
Number of offset sampl-
es
0
Sample time 0
Interpret vector paramet-ers as 1-D
on
"Sine Wave2" (Sin)
Table 2.10. "Sine Wave2" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 1
Phase (rad) 0
Samples per period 10
Number of offset sampl-
es
0
Sample time 0
Interpret vector paramet-
ers as 1-D
on
"Sine Wave3" (Sin)
Table 2.11. "Sine Wave3" Parameters
Parameter Value
Sine type Time based
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
12/30
Root System
7
Parameter Value
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 1
Phase (rad) 0
Samples per period 10
Number of offset sampl-
es
0
Sample time 0
Interpret vector paramet-
ers as 1-D
on
"Sine Wave4" (Sin)
Table 2.12. "Sine Wave4" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 1
Phase (rad) 0Samples per period 10
Number of offset sampl-
es
0
Sample time 0
Interpret vector paramet-
ers as 1-D
on
"Sine Wave5" (Sin)
Table 2.13. "Sine Wave5" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
13/30
Root System
8
Parameter Value
Frequency (rad/sec) 1
Phase (rad) 0
Samples per period 10
Number of offset sampl-
es
0
Sample time 0
Interpret vector paramet-
ers as 1-D
on
"Sine Wave6" (Sin)
Table 2.14. "Sine Wave6" Parameters
Parameter ValueSine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 1
Phase (rad) 0
Samples per period 10
Number of offset sampl-
es
0
Sample time 0
Interpret vector paramet-
ers as 1-D
on
Block Execution Order
1. Sine Wave1 [5] (Sin)
2. Backlash [2] (Backlash)
3. Sine Wave3 [6] (Sin)
4. Dead Zone [3] (DeadZone)
5. Sine Wave5 [7] (Sin)
6. Hit Crossing [3] (HitCross)
7. Sine Wave6 [8] (Sin)
8. Quantizer [3] (Quantizer)
9. Sine Wave2 [6] (Sin)
10. Rate Limiter [4] (RateLimiter)
11. Sine Wave [5] (Sin)
12. Relay [4] (Relay)
13. Sine Wave4 [7] (Sin)
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
14/30
Root System
9
14. Saturation [4] (Saturate)
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
15/30
10
Chapter 3. System Design Variables
Table of Contents
Design Variable Summary ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... ...... ...... ..... ...... ..... .... 10
Design Variable Summary
Table 3.1. Functions used in Design Variable Expressions
Function Na-
me
Parent Blocks Calling string
eps Relay [4]
Relay [4]
eps
eps
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
16/30
11
Chapter 4. System Model ConfigurationSource: Model
Source Name: SDD_discont
Table 4.1. SDD_discont Configuration Set
Property Value
Description
Components [SDD_discont Configuration Set.Components(1) [-
11], SDD_discont Configuration Set.Compon-
ents(2) [12], SDD_discont Configuration Set.-
Components(3) [13], SDD_discont Configurat-
ion Set.Components(4) [14], SDD_discont Co-
nfiguration Set.Components(5) [17], SDD_di-
scont Configuration Set.Components(6) [18],
SDD_discont Configuration Set.Components(7) [-18], SDD_discont Configuration Set.Compon-
ents(8) [19], SDD_discont Configuration Set.-
Components(9) [21]]
Name Configuration
SimulationMode normal
Table 4.2. SDD_discont Configuration Set.Components [11](1)
Property Value
Name Solver
Description
Components
StartTime 0.0
StopTime 10
AbsTol auto
FixedStep auto
InitialStep auto
MaxNumMinSteps -1
MaxOrder 5
ZcThreshold auto
ConsecutiveZCsStepRelTol 10*128*eps
MaxConsecutiveZCs 1000
ExtrapolationOrder 4
NumberNewtonIterations 1
MaxStep auto
MinStep auto
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
17/30
System Model Configuration
12
MaxConsecutiveMinStep 1
RelTol 1e-3
SolverMode Auto
EnableConcurrentExecution off
ConcurrentTasks off
Solver ode45
SolverName ode45
SolverType Variable-step
SolverJacobianMethodControl auto
ShapePreserveControl DisableAll
ZeroCrossControl UseLocalSettings
ZeroCrossAlgorithm Nonadaptive
SolverResetMethod Fast
PositivePriorityOrder off
AutoInsertRateTranBlk off
SampleTimeConstraint Unconstrained
InsertRTBMode Whenever possible
SampleTimeProperty
Table 4.3. SDD_discont Configuration Set.Components [11](2)
Property Value
Name Data Import/Export
Description
Components
Decimation 1
ExternalInput [t, u]
FinalStateName xFinal
InitialState xInitial
LimitDataPoints on
MaxDataPoints 1000
LoadExternalInput off
LoadInitialState off
SaveFinalState off
SaveCompleteFinalSimState off
SaveFormat Array
SignalLoggingSaveFormat ModelDataLogs
SaveOutput on
SaveState off
SignalLogging on
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
18/30
System Model Configuration
13
DSMLogging on
InspectSignalLogs off
VisualizeSimOutput on
StreamToWorkspace off
StreamVariableName streamout
SaveTime on
ReturnWorkspaceOutputs off
StateSaveName xout
TimeSaveName tout
OutputSaveName yout
SignalLoggingName logsout
DSMLoggingName dsmout
OutputOption RefineOutputTimes
OutputTimes []
ReturnWorkspaceOutputsName out
Refine 1
LoggingIntervals [-inf, inf]
Table 4.4. SDD_discont Configuration Set.Components [11](3)
Property Value
Name Optimization
Description
Components
BlockReduction off
BooleanDataType on
ConditionallyExecuteInputs on
DefaultParameterBehavior Tunable
InlineParams off
UseDivisionForNetSlopeComputation off
UseFloatMulNetSlope off
DefaultUnderspecifiedDataType double
UseSpecifiedMinMax off
InlineInvariantSignals off
OptimizeBlockIOStorage on
BufferReuse on
GlobalBufferReuse on
GlobalVariableUsage None
StrengthReduction off
AdvancedOptControl
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
19/30
System Model Configuration
14
EnforceIntegerDowncast on
ExpressionFolding on
BooleansAsBitfields off
BitfieldContainerType uint_T
EnableMemcpy on
MemcpyThreshold 64
PassReuseOutputArgsAs Structure reference
PassReuseOutputArgsThreshold 12
FoldNonRolledExpr on
LocalBlockOutputs on
RollThreshold 5
StateBitsets off
DataBitsets off
ActiveStateOutputEnumStorageType Native Integer
UseTempVars off
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero on
NoFixptDivByZeroProtection off
EfficientFloat2IntCast off
EfficientMapNaN2IntZero on
OptimizeModelRefInitCode off
LifeSpan inf
EvaledLifeSpan Inf
MaxStackSize Inherit from target
BufferReusableBoundary on
SimCompilerOptimization off
AccelVerboseBuild off
Table 4.5. SDD_discont Configuration Set.Components [11](4)
Property Value
Name Diagnostics
Description
Components
RTPrefix error
ConsistencyChecking none
ArrayBoundsChecking none
SignalInfNanChecking none
SignalRangeChecking none
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
20/30
System Model Configuration
15
ReadBeforeWriteMsg UseLocalSettings
WriteAfterWriteMsg UseLocalSettings
WriteAfterReadMsg UseLocalSettings
AlgebraicLoopMsg warning
ArtificialAlgebraicLoopMsg warning
SaveWithDisabledLinksMsg warning
SaveWithParameterizedLinksMsg none
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection Classic
MergeDetectMultiDrivingBlocksExec none
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl TryResolveAllWithWarning
BlockPriorityViolationMsg warning
MinStepSizeMsg warning
TimeAdjustmentMsg none
MaxConsecutiveZCsMsg error
MaskedZcDiagnostic warning
IgnoredZcDiagnostic warning
SolverPrmCheckMsg none
InheritedTsInSrcMsg warning
MultiTaskDSMMsg warning
MultiTaskCondExecSysMsg none
MultiTaskRateTransMsg error
SingleTaskRateTransMsg none
TasksWithSamePriorityMsg warning
SigSpecEnsureSampleTimeMsg warning
CheckMatrixSingularityMsg none
IntegerOverflowMsg warning
Int32ToFloatConvMsg warning
ParameterDowncastMsg error
ParameterOverflowMsg error
ParameterUnderflowMsg noneParameterPrecisionLossMsg warning
ParameterTunabilityLossMsg warning
FixptConstUnderflowMsg none
FixptConstOverflowMsg none
FixptConstPrecisionLossMsg none
UnderSpecifiedDataTypeMsg none
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
21/30
System Model Configuration
16
UnnecessaryDatatypeConvMsg none
VectorMatrixConversionMsg none
InvalidFcnCallConnMsg error
FcnCallInpInsideContextMsg UseLocalSettings
SignalLabelMismatchMsg none
UnconnectedInputMsg warning
UnconnectedOutputMsg warning
UnconnectedLineMsg warning
SFcnCompatibilityMsg none
FrameProcessingCompatibilityMsg error
UniqueDataStoreMsg none
BusObjectLabelMismatch warning
RootOutportRequireBusObject warning
AssertControl UseLocalSettings
Echo
EnableOverflowDetection off
AllowSymbolicDim off
ModelReferenceIOMsg none
ModelReferenceVersionMismatchMessage none
ModelReferenceIOMismatchMessage none
ModelReferenceCSMismatchMessage none
ModelReferenceSimTargetVerbose off
UnknownTsInhSupMsg warning
ModelReferenceDataLoggingMessage warning
ModelReferenceSymbolNameMessage warning
ModelReferenceExtraNoncontSigs error
StateNameClashWarn warning
SimStateInterfaceChecksumMismatchMsg warning
SimStateOlderReleaseMsg error
InitInArrayFormatMsg warning
StrictBusMsg ErrorLevel1
BusNameAdapt WarnAndRepair
NonBusSignalsTreatedAsBus noneSFUnusedDataAndEventsDiag warning
SFUnexpectedBacktrackingDiag warning
SFInvalidInputDataAccessInChartInitDiag warning
SFNoUnconditionalDefaultTransitionDiag warning
SFTransitionOutsideNaturalParentDiag warning
SFUnconditionalTransitionShadowingDiag warning
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
22/30
System Model Configuration
17
SFUndirectedBroadcastEventsDiag warning
SFTransitionActionBeforeConditionDiag warning
SFOutputUsedAsStateInMooreChartDiag error
IntegerSaturationMsg warning
Table 4.6. SDD_discont Configuration Set.Components [11](5)
Property Value
Name Hardware Implementation
Description
Components
ProdBitPerChar 8
ProdBitPerShort 16
ProdBitPerInt 32
ProdBitPerLong 32
ProdBitPerLongLong 64
ProdBitPerFloat 32
ProdBitPerDouble 64
ProdBitPerPointer 32
ProdLargestAtomicInteger Char
ProdLargestAtomicFloat None
ProdIntDivRoundTo Undefined
ProdEndianess Unspecified
ProdWordSize 32
ProdShiftRightIntArith on
ProdLongLongMode off
ProdHWDeviceType 32-bit Generic
TargetBitPerChar 8
TargetBitPerShort 16
TargetBitPerInt 32
TargetBitPerLong 32
TargetBitPerLongLong 64
TargetBitPerFloat 32
TargetBitPerDouble 64
TargetBitPerPointer 32
TargetLargestAtomicInteger Char
TargetLargestAtomicFloat None
TargetShiftRightIntArith on
TargetLongLongMode off
TargetIntDivRoundTo Undefined
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
23/30
System Model Configuration
18
TargetEndianess Unspecified
TargetWordSize 32
TargetTypeEmulationWarnSuppressLevel 0
TargetPreprocMaxBitsSint 32
TargetPreprocMaxBitsUint 32
TargetHWDeviceType Specified
TargetUnknown off
ProdEqTarget on
Table 4.7. SDD_discont Configuration Set.Components [11](6)
Property Value
Name Model Referencing
Description
Components
UpdateModelReferenceTargets IfOutOfDateOrStructuralChange
SkipRefExpFcnMdlSchedulingOrderCheck off
EnableRefExpFcnMdlSchedulingChecks on
CheckModelReferenceTargetMessage error
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit None
ModelReferenceNumInstancesAllowed Multi
PropagateVarSize Infer from blocks in model
ModelDependencies
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel off
SupportModelReferenceSimTargetCustomCode off
Table 4.8. SDD_discont Configuration Set.Components [11](7)
Property Value
Name Simulation Target
Description
Components
SimCustomSourceCode
SimCustomHeaderCode
SimCustomInitializer
SimCustomTerminator
SimReservedNameArray
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
24/30
System Model Configuration
19
SimUserSources
SimUserIncludeDirs
SimUserLibraries
SFSimEnableDebug off
SFSimOverflowDetection on
SFSimEcho on
SimBlas on
SimCtrlC on
SimExtrinsic on
SimIntegrity on
SimUseLocalCustomCode off
SimParseCustomCode on
SimBuildMode sf_incremental_build
SimDataInitializer
SimGenImportedTypeDefs off
Table 4.9. SDD_discont Configuration Set.Components [11](8)
Property Value
Name Code Generation
SystemTargetFile grt.tlc
TLCOptions
CodeGenDirectory
GenCodeOnly off
MakeCommand make_rtw
GenerateMakefile on
PackageGeneratedCodeAndArtifacts off
PackageName
TemplateMakefile grt_default_tmf
PostCodeGenCommand
Description
GenerateReport off
SaveLog off
RTWVerbose on
RetainRTWFile off
ProfileTLC off
TLCDebug off
TLCCoverage off
TLCAssert off
ProcessScriptMode Default
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
25/30
System Model Configuration
20
ConfigurationMode Optimized
ProcessScript
ConfigurationScript
ConfigAtBuild off
RTWUseLocalCustomCode off
RTWUseSimCustomCode off
CustomSourceCode
CustomHeaderCode
CustomInclude
CustomSource
CustomLibrary
CustomInitializer
CustomTerminator
Toolchain Automatically locate an installed toolchain
BuildConfiguration Faster Builds
CustomToolchainOptions
IncludeHyperlinkInReport off
LaunchReport off
PortableWordSizes off
GenerateErtSFunction off
CreateSILPILBlock None
CodeExecutionProfiling off
CodeExecutionProfileVariable executionProfile
CodeProfilingSaveOptions SummaryOnly
CodeProfilingInstrumentation off
SILDebugging off
TargetLang C
IncludeERTFirstTime on
GenerateTraceInfo off
GenerateTraceReport off
GenerateTraceReportSl off
GenerateTraceReportSf off
GenerateTraceReportEml offGenerateCodeInfo off
GenerateWebview off
GenerateCodeMetricsReport off
GenerateCodeReplacementReport off
RTWCompilerOptimization off
ObjectivePriorities
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
26/30
System Model Configuration
21
RTWCustomCompilerOptimizations
CheckMdlBeforeBuild Off
CustomRebuildMode OnUpdate
DataInitializer
Components [SDD_discont Configuration Set.Components(8).-
Components(1) [21], SDD_discont Configurat-
ion Set.Components(8).Components(2) [23]]
Table 4.10. SDD_discont Configuration Set.Components [11](9)
Property Value
Description Simulink Coverage Configuration Component
Components
Name Simulink Coverage
RecordCoverage onCovPath /
CovSaveName covdata
CovCompData
CovMetricSettings rw
CovFilter
CovHTMLOptions
CovNameIncrementing off
CovHtmlReporting on
CovForceBlockReductionOff on
CovEnableCumulative on
CovSaveCumulativeToWorkspaceVar on
CovSaveSingleToWorkspaceVar on
CovCumulativeVarName covCumulativeData
CovCumulativeReport off
CovReportOnPause on
CovModelRefEnable Off
CovModelRefExcluded
CovExternalEMLEnable off
CovSFcnEnable on
CovBoundaryAbsTol 1.0000e-05
CovBoundaryRelTol 0.0100
CovUseTimeInterval off
CovStartTime 0
CovStopTime 0
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
27/30
System Model Configuration
22
Table 4.11. SDD_discont Configuration
Set.Components(8).Components [21](1)
Property Value
Name Code Appearance
DescriptionComponents
ForceParamTrailComments off
GenerateComments on
CommentStyle Auto
IgnoreCustomStorageClasses on
IgnoreTestpoints off
IncHierarchyInIds off
MaxIdLength 31
PreserveName off
PreserveNameWithParent off
ShowEliminatedStatement off
OperatorAnnotations off
IncAutoGenComments off
SimulinkDataObjDesc off
SFDataObjDesc off
MATLABFcnDesc off
IncDataTypeInIds off
PrefixModelToSubsysFcnNames on
MangleLength 1
CustomSymbolStr $R$N$M
CustomSymbolStrGlobalVar $R$N$M
CustomSymbolStrType $N$R$M_T
CustomSymbolStrField $N$M
CustomSymbolStrFcn $R$N$M$F
CustomSymbolStrFcnArg rt$I$N$M
CustomSymbolStrBlkIO rtb_$N$M
CustomSymbolStrTmpVar $N$M
CustomSymbolStrMacro $R$N$M
CustomSymbolStrUtil $N$C
CustomCommentsFcn
DefineNamingRule None
DefineNamingFcn
ParamNamingRule None
ParamNamingFcn
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
28/30
System Model Configuration
23
SignalNamingRule None
SignalNamingFcn
InsertBlockDesc off
InsertPolySpaceComments off
SimulinkBlockComments on
MATLABSourceComments off
EnableCustomComments off
InternalIdentifier Shortened
InlinedPrmAccess Literals
ReqsInCode off
UseSimReservedNames off
ReservedNameArray
Table 4.12. SDD_discont Configuration
Set.Components(8).Components [21](2)
Property Value
Name Target
Description
Components
IsERTTarget off
TargetFcnLib ansi_tfl_tmw.mat
TargetLibSuffix
TargetPreCompLibLocation
GenFloatMathFcnCalls NOT IN USE
TargetLangStandard C89/C90 (ANSI)
TargetFunctionLibrary NOT IN USE
CodeReplacementLibrary None
UtilityFuncGeneration Auto
ERTMultiwordTypeDef System defined
ERTMultiwordLength 256
MultiwordLength 2048
GenerateFullHeader on
InferredTypesCompatibility off
GenerateSampleERTMain off
GenerateTestInterfaces off
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant on
ConcurrentExecutionCompliant on
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
29/30
System Model Configuration
24
IncludeMdlTerminateFcn on
CombineOutputUpdateFcns off
CombineSignalStateStructs off
SuppressErrorStatus off
ERTFirstTimeCompliant off
IncludeFileDelimiter Auto
ERTCustomFileBanners off
SupportAbsoluteTime on
LogVarNameModifier rt_
MatFileLogging on
MultiInstanceERTCode off
CodeInterfacePackaging Nonreusable function
SupportNonFinite on
SupportComplex on
PurelyIntegerCode off
SupportContinuousTime on
SupportNonInlinedSFcns on
SupportVariableSizeSignals off
ParenthesesLevel Nominal
CastingMode Nominal
GenerateClassInterface off
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant on
GRTInterface on
GenerateAllocFcn off
UseToolchainInfoCompliant on
GenerateSharedConstants on
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize 1000000
ExtModeTransport 0
ExtModeMexFile ext_commExtModeMexArgs
ExtModeIntrfLevel Level1
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
RTWCAPIRootIO off
8/20/2019 Qualkitdo Rptgenext Qualificationreport SDD Discont
30/30
System Model Configuration
GenerateASAP2 off
MultiInstanceErrorCode Error